

## Surface Mount Design and Land Pattern Standard

#### **1.0 INTRODUCTION**

This section covers land patterns for various discrete components. Each subsection contains information in accordance with the following format:

- 1.0 Scope
- 2.0 Applicable Documents
- 3.0 General Component Description (Figure 1)
- 4.0 Component Dimensions (Figure 2)
- 5.0 Land Pattern Dimensions (Figure 3)
- 6.0 Tolerance and Solder Joint Analysis (Figure 4)

The following is the table of contents for this section:

## Table of Contents Rectangular Leadless Components

- Section Component 8.1 Chip Resistors
- 8.2 Chip Capacitors
- 8.3 Inductors
- 8.4 Tantalum Capacitors

#### **Circular Leadless Components**

Section Component

8.5 MELF (Metal Electrode Face) Resistors and Diodes

#### Small Outline Transistors (SOT) and Diodes (SOD)

Section	Component
8.6	SOT 23
8.7	SOT 89
8.8	SOD 123
8.9	SOT 143
8.10	SOT 223

#### Modified Through-Hole (TO) Packs for Transistors and Diodes

- Section Component
- 8.11 TO 252

#### 2.0 APPLICABLE DOCUMENTS

The following documents, of the issue in effect on the revision date of this section, form a part of this specification to the extent specified herein.

#### 2.1 Electronic Industries Association (EIA)<sup>1</sup>

**EIA-PDP-100** Registered and Standard Mechanical Outlines for Electronic Parts

Date	Section
8/93	8.0
Revision	Subject
	Discrete Components

**EIA-481-A** Taping of Surface Mount Components for Automatic Placement

**EIA-481-1** 8 mm and 2 mm Taping of Surface Mount Components for Automatic Handling

**EIA-481-2** 16 mm and 24 mm Embossed Carrier Taping of Surface Mount Components for Automated Handling

**EIA-481-3** 32 mm, 44 mm, and 56 mm Embossed Carrier Taping of Surface Mount Components for Automated Handling

#### 2.2 International Electrotechnical Commission (IEC)<sup>2</sup>

IEC 97 Grid System for Printed Circuits

#### 3.0 GENERAL INFORMATION

**3.1 Packaging** Discrete components are generally purchased in 8 mm and 12 mm wide tape and reel. See Figure 1. EIA-481 is the applicable specification for tape and reel. Consult your manufacturers guide for the packaging availability of your component.

Parts susceptible to damage by electrostatic discharge shall be supplied in a manner that prevents such damage. Tape peel strength shall be 40  $\pm$ 30 grams. Peel from the top for the top cover of the tape. Reel materials used in the construction of the reel shall be easily disposable metal, chip board, styrene plastic or equivalent. Reels shall not cause deterioration of the components or their solderability. Reels must be able to withstand high humidity conditions.



Figure 1 Packaging

IPC-SM-782	Subject Discrete Components	Date 8/93
Section 8.0		Revision

**3.2 Resistance to Cleaning Processes** Parts must be capable of withstanding cleaning processes currently used by board assembly manufacturers. This may include as a minimum 4-minute exposures to solvent cleaning solutions at 40°C, plus a minimum of a 1-minute exposure to ultrasonic immersion at a frequency of 40 kHz and a power of 100 watts per square foot. Alkaline systems in use shall also not damage parts or remove markings.

Application for copies should be addressed to EIA, 2001 Pennsylvania Ave N.W., Washington, DC, 20006-1813 or Global Engineering Documents, 1990 M St. N.W., Washington, DC 20036.

<sup>2.</sup> Application for copies should be addressed to IEC, 3 rue de Varembe, PO Box 131—1211 Geneva 20, Switzerland



# Surface Mount Design and Land Pattern Standard

#### 1.0 SCOPE

Microminiature leadless devices are available to the circuit designer in rectangular form for discrete components such as chip resistors.

This subsection provides the component and land pattern dimensions for chip resistors, along with an analysis of tolerance and solder joint assumptions used to arrive at the land pattern dimensions. Basic construction of the chip resistor is also covered.

#### 2.0 APPLICABLE DOCUMENTS

See Section 8.0 for documents applicable to the subsections.

#### 3.0 COMPONENT DESCRIPTIONS

A variety of values exist for resistors. The following sections describe the most common types.

**3.1 Basic Construction** The resistive material is applied to a ceramic substrate and terminated symmetrically at both ends with a "wrap around" metal U-shaped band. The resistive material is face-up, thus trimming to close tolerances is possible. Since most equipment uses a vacuum-type pickup head, it is important that the surface of the resistor is made flat after trimming, otherwise vacuum pickup might be difficult. See Figure 1.

**3.1.1 Termination Materials** End terminations should be solder coated with a tin/lead alloy. The solder should contain between 58 to 68% tin. Solder may be applied to the termi-



Figure 1 Chip resistor construction

Date	Section
5/96	8.1
Revision	Subject
Α	Chip Resistors

nation by hot dipping or by plating from solution. Plated solder terminations should be subjected to a post-plating reflow operation to fuse the solder. The tin/lead finish should be at least 0.0075 mm [0.0003 in.] thick.

The termination shall be symmetrical, and shall not have nodules lumps, protrusions, etc., that compromise the symmetry or dimensional tolerances of the part. The end termination shall cover the ends of the components, and shall extend out to the top and bottom of the component.

Solder finish applied over precious metal electrodes shall have a diffusion-barrier layer between the electrode metalization and the solder finish. The barrier layer should be nickel or an equivalent diffusion barrier, and should be at least 0.00125 mm [0.00005 in] thick.

**3.1.2 Marking** Resistors equal to or larger than 2012 [0805] are labeled. Resistors smaller than 1608 [0603] are generally unlabeled.

**3.1.3 Carrier Package Format** Bulk rods, 8 mm tape/4 mm pitch is preferred for best handling. Tape and reel specifications provide additional requirements.

**3.1.4 Resistance to Soldering** Parts should be capable of withstanding five cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C. Parts must also be capable of withstanding a minimum of 10 seconds immersion in molten solder at 260°C.

	Subject	Date
IPC-SM-782	Chip Resistors	5/96
Section		Revision
8.1		Α

Figure 2 provides the component dimensions for chip resistors.



Figure 2 Chip resistor component dimensions

	Subject	Date
IPC-SM-782	Chip Resistors	5/96
Section		Revision
8.1		Α

Figure 3 provides the land pattern dimensions for chip resistors. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 4.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



\*Note: If a more robust pattern is desired for wave soldering devices larger than 1608 [0603], add 0.2 mm to the Y-dimension, and consider reducing the X-dimension by 30%. Add a "W" suffix to the number; e.g., 103W.

Figure 3 Chip resistor land pattern dimensions

	Subject	Date
IPC-SM-782	Chip Resistors	5/96
Section		Revision
8.1		Α

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication ("'F") and component placement equipment accuracy ("P") are assumed, and are given in the table. These numbers may be modified based on

user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$  and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions.)

The dimensions for the statistical minimum and maximum solder joint fillets at the toe, heel, or side  $(J_T, J_H, \text{ or } J_S)$  have been determined based on the equations detailed in Section 3.3. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



	Assumptions		Toe (mm)		Heel (mm)			Side (mm)			
RLP No.	F	Р	CL	J <sub>Tmin</sub>	$J_{Tmax}$	Cs	J <sub>Hmin</sub>	$J_{Hmax}$	Cw	J <sub>Smin</sub>	J <sub>Smax</sub>
100A	0.10	0.10	0.10	0.51	0.60	0.30	-0.02	0.15	0.12	0.02	0.11
101A	0.10	0.10	0.20	0.53	0.65	0.41	0.04	0.25	0.25	0.01	0.15
102A	0.10	0.10	0.30	0.51	0.68	0.77	-0.03	0.36	0.30	0.03	0.20
103A	0.10	0.10	0.30	0.51	0.68	0.77	0.17	0.56	0.30	0.01	0.18
104A	0.10	0.10	0.30	0.51	0.68	0.77	0.17	0.56	0.30	0.01	0.18
105A	0.10	0.10	0.30	0.51	0.68	0.77	0.27	0.66	0.30	0.01	0.18
106A	0.10	0.10	0.30	0.46	0.63	0.77	0.32	0.71	0.30	-0.09	0.08

Figure 4 Tolerance and solder joint analysis



# Surface Mount Design and Land Pattern Standard

#### 1.0 SCOPE

Microminiature leadless devices are available to the circuit designer in rectangular form for discrete components such as chip capacitors.

This subsection provides the component and land pattern dimensions for chip capacitors, along with an analysis of tolerance and solder joint assumptions used to arrive at the land pattern dimensions. Basic construction of the chip capacitor is also covered.

#### 2.0 APPLICABLE DOCUMENTS

See Section 8.0 for documents applicable to the subsections.

#### 3.0 COMPONENT DESCRIPTIONS

A variety of values exist for capacitors. The following sections describe the most common types.

**3.1 Basic Construction** Multilayer ceramic capacitors use substrate materials such as alumina for hybrid circuits and porcelainized metal. The monolithic construction used in producing these chips results in a solid block of ceramic with an enclosed electrode system and metallized ends for circuit attachment. This solid block is rugged and capable of withstanding the harsh environment and treatment associated with manufacturing processes. See Figure 1.

Electrodes are given a common terminal by coating the chip ends with a precious metal-glass formulation suspended in an organic vehicle. Consecutive drying and firing eliminates the organic components and effects a bond between the ceramic dielectric and glass constituent in the termination.



Date	Section
5/96	8.2
Revision	Subject
Α	Chip Capacitors

solder coated with a tin/lead alloy. The solder should contain between 58 to 68% tin. Solder may be applied to the termination by hot dipping or by plating from solution. Plated solder terminations should be subjected to a post-plating reflow operation to fuse the solder. The tin/lead finish should be at least 0.0075 mm [0.0003 in] thick.

The termination shall be symmetrical, and shall not have nodules lumps, protrusions, etc., that compromise the symmetry or dimensional tolerances of the part. The end termination shall cover the ends of the components, and shall extend out to the top and bottom of the component.

Most common termination materials include palladium-silver alloy, silver, and gold. Solder finish applied over precious metal electrodes shall have a diffusion-barrier layer between the electrode metallization and the solder finish. The barrier layer should be nickel or an equivalent diffusion barrier, and should be at least 0.00125 mm [0.00005 in] thick.

3.1.2 Marking Ceramic capacitors are typically unmarked.

**3.1.3 Carrier Package Format** Bulk rods, 8 mm tape/4 mm pitch is preferred for best handling. Tape and reel specifications provide additional requirements.

**3.1.4 Resistance to Soldering** Parts should be capable of withstanding five cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C. Parts must also be capable of withstanding a minimum of 10 seconds immersion in molten solder at 260°C.

Caution should be exercised when using the 4564 (1825) capacitor mounted on organic substrates due to CTE mismatch if the assembly sees wide temperature swings in the assembly process or end use.



Figure 1 Chip capacitor construction

	Subject	Date
IPC-SM-782	Chip Capacitors	5/96
Section		Revision
8.2		А

Figure 2 provides the component dimensions for chip capacitors.



Figure 2 Chip capacitor component dimensions

	Subject	Date
IPC-SM-782	Chip Capacitors	5/96
Section		Revision
8.2		Α

Figure 3 provides the land pattern dimensions for chip capacitors. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 4.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



Figure 3 Chip capacitor land pattern dimensions

	Subject	Date
IPC-SM-782	Chip Capacitors	5/96
Section		Revision
8.2		A

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication (''F'') and component placement equipment accuracy (''P'') are assumed to be as given in the table. These numbers may be modified based on

user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



ISTA	0.10	0.10	0.30	0.52	0.09	1.00	-0.08	0.10	0.50	0.01	0.27
132A	0.10	0.10	0.30	0.51	0.68	0.65	-0.08	0.18	0.30	0.01	0.18
133A	0.10	0.10	0.40	0.49	0.70	0.95	-0.16	0.26	0.40	0.01	0.23
134A	0.10	0.10	0.40	0.49	0.70	1.40	0.14	0.56	0.40	-0.01	0.20
135A	0.10	0.10	0.40	0.49	0.70	1.40	0.14	0.56	0.40	-0.01	0.20
136A	0.10	0.10	0.60	0.49	0.80	1.10	0.15	0.73	0.40	-0.01	0.20
137A	0.10	0.10	0.60	0.49	0.80	1.10	0.15	0.73	0.80	-0.01	0.40

Figure 4 Tolerance and solder joint analysis



## Surface Mount Design and Land Pattern Standard

#### 1.0 SCOPE

Microminiature leadless devices are available to the circuit designer in rectangular form for discrete components such as inductors.

This subsection provides the component and land pattern dimensions for inductors, along with an analysis of tolerance and solder joint assumptions used to arrive at the land pattern dimensions. Basic construction of the inductor is also covered.

#### 2.0 APPLICABLE DOCUMENTS

See Section 8.0 for documents applicable to the subsections.

#### 3.0 COMPONENT DESCRIPTIONS

A variety of values exist for inductors. The following sections describe the most common types.

**3.1 Basic Construction** At the time of publication, there was no industry standard document for leadless inductors. The dimensions were taken from manufacturer's catalogs, but only when at least two component vendors manufacture the same package. However, the same inductor value may not be available in the same package from the two manufacturers. See Figure 1.

**3.1.1 Termination Materials** End terminations should be solder coated with a tin/lead alloy. The solder should contain between 58 to 68% tin. Solder may be applied to the termination by hot dipping or by plating from solution. Plated solder

Date	Section
8/93	8.3
Revision	Subject
	Inductors

terminations should be subjected to a post-plating reflow operation to fuse the solder. The tin/lead finish should be at least 0.0075 mm [0.0003 in] thick.

The termination shall be symmetrical, and shall not have nodules lumps, protrusions, etc., that compromise the symmetry or dimensional tolerances of the part. The end termination shall cover the ends of the components, and shall extend out to the top and bottom of the component.

Most common termination materials include palladium-silver alloy, silver, and gold. Solder finish applied over precious metal electrodes shall have a diffusion-barrier layer between the electrode metallization and the solder finish. The barrier layer should be nickel or an equivalent diffusion barrier, and should be at least 0.00125 mm [0.00005 in] thick.

**3.1.2 Marking** Parts are available with or without marked inductance values.

**3.1.3 Carrier Package Format** Bulk rods, 8 mm tape/4 mm pitch is preferred for best handling. Tape and reel specifications provide additional requirements.

**3.1.4 Resistance to Soldering** Parts should be capable of withstanding five cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C. Parts must also be capable of withstanding a minimum of 10 seconds immersion in molten solder at 260°C.



Figure 1 Inductor construction

	Subject	Date
IPC-SM-782	Inductors	8/93
Section		Revision
8.3		

Figure 2 provides the component dimensions for inductors.



Component	L (mm)		S (mm)		W1 (mm)		W2 (mm)		T (mm)		H1 (mm)	H2 (mm)
Identifier (mm)	min	max	min	max	min	max	min	max	min	max	max	max
2012 Chip	1.70	2.30	1.10	1.76	0.60	1.20	_	_	0.10	0.30	1.20	—
3216 Chip	2.90	3.50	1.90	2.63	1.30	1.90	_	_	0.20	0.50	1.90	
4516 Chip	4.20	4.80	2.60	3.53	0.60	1.20	—	—	0.30	0.80	1.90	—
2825 Prec. w/w	2.20	2.80	0.90	1.62	1.95	2.11	2.10	2.54	0.37	0.65	2.29	0.07
3225 Prec. w/w	2.90	3.50	0.90	1.83	1.40	1.80	—	—	0.50	1.00	2.00	0.50
4532 Prec. w/w	4.20	4.80	2.20	3.13	3.00	3.40	_	_	0.50	1.00	2.80	0.50
5038 Prec. w/w	4.35	4.95	2.81	3.51	2.46	2.62	3.41	3.81	0.51	0.77	3.80	0.76
3225/3230 Molded	3.00	3.40	1.60	2.18	1.80	2.00	2.30	2.70	0.40	0.70	2.40	0.51
4035 Molded	3.81	4.32	0.81	1.60	1.20	1.50	2.92	3.18	1.20	1.50	2.67	1.27
4532 Molded	4.20	4.80	2.30	3.15	2.00	2.20	3.00	3.40	0.65	0.95	3.40	0.50
5650 Molded	5.30	5.50	3.30	4.32	3.80	4.20	4.70	5.30	0.50	1.00	5.80	1.00
8530 Molded	8.25	8.76	5.25	6.04	1.20	1.50	2.92	3.18	1.20	1.50	2.67	1.27

Figure 2 Inductor component dimensions

	Subject	Date
IPC-SM-782	Inductors	8/93
Section		Revision
8.3		

Figure 3 provides the land pattern dimensions for inductors. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least mate-rial condition (LMC) should not exceed the fabrication (F) allowance shown on page 4.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



Figure 3 Inductor land pattern dimensions

	Subject	Date
IPC-SM-782	Inductors	8/93
Section		Revision
8.3		

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication ("F") and component placement equipment accuracy ("P") are assumed to be as given in the table. These numbers may be modified based on

user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



Figure 4 Tolerance and solder joint analysis



## Surface Mount Design and Land Pattern Standard

#### 1.0 SCOPE

Microminiature leadless devices are available to the circuit designer in rectangular form for discrete components such as tantalum capacitors.

This subsection provides the component and land pattern dimensions for tantalum capacitors along with an analysis of tolerance and solder joint assumptions used to arrive at the land pattern dimensions. Basic construction of the inductor is also covered.

#### 2.0 APPLICABLE DOCUMENTS

See Section 8.0 for documents applicable to the subsections.

#### 3.0 COMPONENT DESCRIPTIONS

A variety of values exist for tantalum capacitors. The following sections describe the most common types.

#### **3.1 Basic Construction** See Figure 1.

**3.1.1 Termination Materials** End terminations should be solder coated with a tin/lead alloy. The solder should contain between 58 to 68% tin. Solder may be applied to the termination by hot dipping or by plating from solution. Plated solder terminations should be subjected to a post-plating reflow operation to fuse the solder. The tin/lead finish should be at least 0.0075 mm [0.0003 in] thick.

Date	Section
5/96	8.4
Revision	Subject
Α	Tantalum Capacitors

The termination shall be symmetrical, and shall not have nodules lumps, protrusions, etc., that compromise the symmetry or dimensional tolerances of the part. The end termination shall cover the ends of the components, and shall extend out to the top and bottom of the component.

Most common termination materials include palladium-silver alloy, silver, and gold. Solder finish applied over precious metal electrodes shall have a diffusion-barrier layer between the electrode metallization and the solder finish. The barrier layer should be nickel or an equivalent diffusion barrier, and should be at least 0.00125 mm [0.00005 in] thick.

**3.1.2 Marking** Parts are available with or without marked capacitance values.

**3.1.3 Carrier Package Format** Bulk rods, 8 mm tape/4 mm pitch is preferred for best handling. Tape and reel specifications provide additional requirements.

**3.1.4 Resistance to Soldering** Parts should be capable of withstanding five cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C. Parts must also be capable of withstanding a minimum of 10 seconds immersion in molten solder at 260°C.



Figure 1 Tantalum capacitor construction

	Subject	Date
IPC-SM-782	Tantalum Capacitors	5/96
Section		Revision
8.4		Α

Figure 2 provides the component dimensions for tantalum capacitors.



Figure 2 Tantalum capacitor component dimensions

	Subject						
IPC-SM-782	Tantalum Capacitors	5/96					
Section		Revision					
8.4		А					

Figure 3 provides the land pattern dimensions for tantalum capacitors. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 4.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



Figure 3 Tantalum capacitor land pattern dimensions

	Subject	Date
IPC-SM-782	Tantalum Capacitors	5/96
Section		Revision
8.4		А

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication (''F'') and component placement equipment accuracy (''P'') are assumed to be as given in the table. These numbers may be modified based on

user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



	Toler	ance			Solder Joint						
	Assumptions (mm)		Toe (mm)			Heel (mm)			Side (mm)		
RLP No.	F	Р	CL	J <sub>T</sub> min	J <sub>T</sub> max	Cs	J <sub>H</sub> min	J <sub>H</sub> max	Cw	J <sub>s</sub> min	J <sub>s</sub> max
180A	0.10	0.10	0.40	0.69	1.11	0.94	-0.01	0.94	0.40	-0.20	0.23
181A	0.10	0.10	0.40	0.64	1.06	0.94	0.04	0.99	0.40	-0.21	0.22
182A	0.10	0.10	0.60	0.64	1.26	1.04	0.05	1.09	0.60	-0.30	0.31
183A	0.10	0.10	0.60	0.69	1.31	1.04	-0.00	1.04	0.60	-0.30	0.31

Figure 4 Tolerance and solder joint analysis



# Surface Mount Design and Land Pattern Standard

#### 1.0 SCOPE

This subsection provides the component and land pattern dimensions for metal electrode face components (MELFs). Basic construction of the MELF device is also covered. At the end of this subsection is a listing of the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

#### 2.0 APPLICABLE DOCUMENTS

See Section 8.0 for documents applicable to the subsections.

#### 3.0 COMPONENT DESCRIPTIONS

Resistors, ceramic capacitors, and tantalum capacitors may all be packaged in these tubular shapes.

**3.1 Basic Construction** See Figures 1a and 1b.

**3.1.1 Termination Materials** End terminations should be solder-coated with a tin/lead alloy. The solder should contain between 58 to 68% tin. Solder may be applied to the termination by hot dipping or by plating from solution. Plated solder terminations should be subjected to post-plating reflow operation to fuse the solder. The tin/lead finish should be at least 0.0075 mm [0.0003 in] thick. The terminations should be symmetrical, and should not have nodules, lumps, protru-



sions, etc., that compromise the symmetry or dimensional tolerances of the part.

The most common termination materials include palladiumsilver alloy, silver, and gold. Solder finish applied over precious metal electrodes should have a diffusion barrier layer between the electrode metallization and the solder finish. The barrier layer should be nickel or an equivalent diffusion barrier, and should be at least 0.00125 mm [0.00005 in] thick. The end termination shall cover the ends of the components, and shall extend around the entire periphery.

**3.1.2 Marking** Parts are available with or without marked values.

**3.1.3 Carrier Package Format** Bulk rods, 8 mm tape/4 mm pitch is preferred for best handling. Tape and reel specifications provide additional requirements.

**3.1.4 Resistance to Soldering** Parts should be capable of withstanding five cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C. Parts must also be capable of withstanding a minimum of 10 seconds immersion in molten solder at 260°C.





Figure 1a Metal electrode face component construction

Figure 1b Break-away diagram of MELF components

	Subject	Date
IPC-SM-782	Metal Electrode Face (MELF) Components	5/96
Section		Revision
8.5		А

Figure 2 provides the component dimensions for metal electrode face components (MELFs).



Figure 2 Metal electrode face component dimensions

	Subject	Date
IPC-SM-782	Metal Electrode Face (MELF) Components	5/96
Section		Revision
8.5		A

Figure 3 provides the land pattern dimensions for metal electrode face components (MELFs). These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 4.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



Figure 3 Metal electrode face component land pattern dimensions

	Subject	Date
IPC-SM-782	Metal Electrode Face (MELF) Components	5/96
Section		Revision
8.5		A

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication ("F") and component placement equipment accuracy ("P") are assumed to be as given in the table. These numbers may be modified based on user equipment capability or fabrication criteria. Component tolerance ranges ( $C_1$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



0.21 0.21 0.19

200A	0.10	0.10	0.40	0.54	0.96	0.45	0.09	0.56	0.10	0.01	
201A	0.10	0.10	0.40	0.54	0.96	0.45	0.19	0.66	0.10	-0.01	
202A	0.10	0.10	0.20	0.53	0.77	0.28	0.26	0.58	0.10	0.04	
203A	0.10	0.10	0.40	0.49	0.91	0.45	0.32	0.79	0.10	0.04	
204A	0.10	0.10	0.40	0.54	0.96	0.45	0.07	0.54	0.10	0.04	
205A	0.10	0.10	0.40	0.54	0.96	0.45	0.07	0.54	0.10	0.01	

Figure 4 Tolerance and solder joint analysis



## Surface Mount Design and Land Pattern Standard

#### 1.0 SCOPE

This subsection provides the component and land pattern dimensions for SOT 23 (small outline transistor) components. Basic construction of the SOT 23 device is also covered. At the end of this subsection is a listing of the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

#### 2.0 APPLICABLE DOCUMENTS

See Section 8.0 for documents applicable to the subsections.

#### 3.0 COMPONENT DESCRIPTIONS

One of the first active devices in packaged form for surface mounting was the SOT device. Plastic encapsulated three terminal devices with leads formed out from the body were surface mounted to overcome some of the problems and difficulties in handling dip transistors. In general, SOT packages are used with diodes, transistors, and small I/O devices.

The SOT 23 package is the most common three-lead surface mount configuration.

**3.1 Basic Construction** The SOT 23 package has had several redesigns to meet the needs of both hybrid and printed board surface mount industries. These changes resulted in low, medium and high profile characteristics which



Figure 1 SOT 23 construction

Date	Section
8/93	8.6
Revision	Subject
	SOT 23

basically reflect the clearance that the body is from the mounting surface. See Figure 1 for construction characteristics and Figure 2 for dimensions.

**3.1.1 Termination Materials** Leads should be soldercoated with a tin/lead alloy. The solder should contain between 58 to 68% tin. Solder may be applied to the leads by hot dipping or by plating from solution. Plated solder terminations should be subjected to post-plating reflow operation to fuse the solder. The tin/lead finish should be at least 0.0075 mm [0.0003 in] thick.

Solder finish applied over precious metal electrodes should have a diffusion barrier layer between the electrode metallization and the solder finish. The barrier layer should be nickel or an equivalent diffusion barrier, and should be at least 0.00125 mm [0.00005 in] thick.

**3.1.2 Marking** Parts are available with or without marked values.

**3.1.3 Carrier Package Format** Carrier package format shall be according to the following: body type TO-236, 8 mm tape/4 mm pitch.

**3.1.4 Resistance to Soldering** Parts should be capable of withstanding five cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C. Parts must also be capable of withstanding a minimum of 10 seconds immersion in molten solder at 260°C.

	Subject	Date
IPC-SM-782	SOT 23	8/93
Section		Revision
8.6		

Figure 2 provides the component dimensions for SOT 23 components.



Figure 2 SOT 23 component dimensions

	Subject	Date
IPC-SM-782	SOT 23	8/93
Section 8.6		Revision

Figure 3 provides the land pattern dimensions for SOT 23 components. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 4.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



Figure 3 SOT 23 land pattern dimensions

	Subject	Date
IPC-SM-782	SOT 23	8/93
Section		Revision
8.6		

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication (''F'') and component placement equipment accuracy (''P'') are assumed to be as given in the table. These numbers may be modified based on

user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



Figure 4 Tolerance and solder joint analysis

0.2

0.30

0.44

0.65

0.37

0.10

0.33

0.10

0.17

0.32

0.2

210



## Surface Mount Design and Land Pattern Standard

#### 1.0 SCOPE

This subsection provides the component and land pattern dimensions for SOT 89 (small outline transistor) components. Basic construction of the SOT 89 device is also covered. At the end of this subsection is a listing of the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

#### 2.0 APPLICABLE DOCUMENTS

See Section 8.0 for documents applicable to the subsections.

**2.1 Electronic Industries Association (EIA)** JEDEC Pubication 95 Registered and Standard Outlines for Solid State and Related Products, TO-243, Issue ''C'' dated 7/15/86

Application for copies should be addressed to: Global Engineering Documents

1990 M Street N.W. Washington, DC

#### 3.0 COMPONENT DESCRIPTIONS

These parts are for high power transistors and diodes. These parts are used where heat transfer to a supporting structure is important.



Figure 1 SOT 89 construction

Date	Section
8/93	8.7
Revision	Subject
	SOT 89

**3.1 Basic Construction** See Figure 1. The SOT 89 package dimensions are designed to meet the needs of both the hybrid and printed board surface mount industries. In order to provide an adequate heat transfer path, there is no clearance between the body of the component and the packaging and interconnect structure. This design may accommodate the reflow or wave soldering processes.

**3.1.1 Termination Materials** Leads must be soldercoated with a tin/lead alloy. The solder should contain between 58 to 68% tin. Solder may be applied to the leads by hot dipping or by plating from solution. Plated solder terminations should be subjected to post-plating reflow operation to fuse the solder. The tin/lead finish should be at least 0.0075 mm [0.0003 in] thick.

Solder finish applied over precious metal electrodes should have a diffusion barrier layer between the electrode metallization and the solder finish. The barrier layer should be nickel or an equivalent diffusion barrier, and should be at least 0.00125 mm [0.00005 in] thick.

**3.1.2 Marking** Parts are available with or without marked values.

**3.1.3 Carrier Package Format** Carrier package format shall be according to the following: body type TO-243, 12 mm tape/8 mm pitch.

**3.1.4 Resistance to Soldering** Parts should be capable of withstanding ten cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C. Parts must also be capable of withstanding a minimum of 10 seconds immersion in molten solder at 260°C.

	Subject	Date
IPC-SM-782	SOT 89	8/93
Section		Revision
8.7		

Figure 2 provides the component dimensions for SOT 89 components.



Figure 2 SOT 89 component dimensions

	Subject	Date
IPC-SM-782	SOT 89	8/93
Section 8.7		Revision

Figure 3 provides the land pattern dimensions for SOT 89 components. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 4.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



Figure 3 SOT 89 land pattern dimensions

	Subject	Date
IPC-SM-782	SOT 89	8/93
Section		Revision
8.7		

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication (''F'') and component placement equipment accuracy (''P'') are assumed to be as given in the table. These numbers may be modified based on

user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



	Tolei	ance							So	older Jo	int						
RIP	tions	(mm)	٦	Гое (mm	ı)	н	leel (mr	n)	Sid	e (X1) (	mm)	Side (X2) (mm)			Sid	e (X3) (r	mm)
No.	F	Р	C∟	J <sub>⊤</sub> min	J <sub>⊤</sub> max	Cs	J <sub>H</sub> min	J <sub>н</sub> max	C <sub>w1</sub>	J <sub>s1</sub> min	J <sub>s1</sub> max	C <sub>w2</sub>	J <sub>s2</sub> min	J <sub>s2</sub> max	C <sub>w3</sub>	J <sub>s₃</sub> min	J <sub>s3</sub> max
215	0.2	0.2	0.31	0.52	0.68	0.31	0.15	0.30	0.12	0.07	0.13	0.12	0.13	0.19	0.21	0.01	0.12

Figure 4 Tolerance and solder joint analysis



## Surface Mount Design and Land Pattern Standard

#### 1.0 SCOPE

This subsection provides the component and land pattern dimensions for SOD 123 (small outline diode) components. Basic construction of the SOD 123 device is also covered. At the end of this subsection is a listing of the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

#### 2.0 APPLICABLE DOCUMENTS

See Section 8.0 for documents applicable to the subsections.

**2.1 Electronic Industries Association (EIA)** JEDEC Publication 95 Registered and Standard Outlines for Solid State and Related Products, DO-214, Issue "B" dated 3/91

Application for copies should be addressed to: Global Engineering Documents 1990 M Street N.W. Washington, DC



Figure 1 SOD 123 construction

Date	Section
5/96	8.8
Revision	Subject
А	SOD 123

#### 3.0 COMPONENT DESCRIPTIONS

**3.1 Basic Construction** The small outline diode comes in two configurations. One is gullwing-leaded as shown in Figure 1. The other is molded with terminations as dimensioned in Figure 2.

**3.1.1 Termination Materials** Leads should be soldercoated with a tin/lead alloy. The solder should contain between 58 to 68% tin. Solder may be applied to the leads by hot dipping or by plating from solution. Plated solder terminations should be subjected to post-plating reflow operation to fuse the solder. The tin/lead finish should be at least 0.0075 mm [0.0003 in] thick.

Solder finish applied over precious metal electrodes should have a diffusion barrier layer between the electrode metallization and the solder finish. The barrier layer should be nickel or an equivalent diffusion barrier, and should be at least 0.00125 mm [0.00005 in] thick.

**3.1.2 Marking** Parts are available with or without marked values.

**3.1.3 Carrier Package Format** Carrier package formats are tape and reel; 12 mm tape/8 mm pitch.

**3.1.4 Resistance to Soldering** Parts should be capable of withstanding ten cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C. Parts must also be capable of withstanding a minimum of 10 seconds immersion in molten solder at 260°C.

	Subject	Date
IPC-SM-782	SOD 123	5/96
Section		Revision
8.8		Α

Figure 2 provides the component dimensions for SOD 123 components.



Figure 2 SOD 123 component dimensions

	Subject	Date
IPC-SM-782	SOD 123	5/96
Section		Revision
8.8		Α

Figure 3 provides the land pattern dimensions for SOD 123 components. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 4.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



Figure 3 SOD 123 land pattern dimensions

	Subject	Date
IPC-SM-782	SOD 123	5/96
Section		Revision
8.8		Α

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication ("F") and component placement equipment accuracy ("P") are assumed to be as given in the table. These numbers may be modified based on

user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



Figure 4 Tolerance and solder joint analysis



## Surface Mount Design and Land Pattern Standard

#### 1.0 SCOPE

This subsection provides the component and land pattern dimensions for SOT 143 (small outline transistor) components. Basic construction of the SOT 143 device is also covered. At the end of this subsection is a listing of the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

#### 2.0 APPLICABLE DOCUMENTS

See Section 8.0 for documents applicable to the subsections.

**2.1 Electronic Industries Association (EIA)** JEDEC Publication 95 Registered and Standard Outlines for Solid State and Related Products, TO-253, Issue "C" dated 11/14/90

Application for copies should be addressed to: Global Engineering Documents 1990 M Street N.W. Washington, DC

#### 3.0 COMPONENT DESCRIPTIONS

These parts are for dual diodes and Darlington transistors.

**3.1 Basic Construction** See Figure 1. The dimensional characteristics are designed to meet the needs of the surface mount industry. The clearance between the body of the com-



Figure 1 SOT 143 construction

Date	Section
8/93	8.9
Revision	Subject
	SOT 143

ponent and the packaging and interconnect structure is specified at 0.05 to 0.13 mm [0.002 to 0.005 in] to accommodate reflow or wave soldering processes.

**3.1.1 Termination Materials** Leads must be soldercoated with a tin/lead alloy. The solder should contain between 58 to 68% tin. Solder may be applied to the leads by hot dipping or by plating from solution. Plated solder terminations should be subjected to post-plating reflow operation to fuse the solder. The tin/lead finish should be at least 0.0075 mm [0.0003 in] thick.

Solder finish applied over precious metal electrodes should have a diffusion barrier layer between the electrode metallization and the solder finish. The barrier layer should be nickel or an equivalent diffusion barrier, and should be at least 0.00125 mm [0.00005 in] thick.

**3.1.2 Marking** Parts are available with or without marked values.

**3.1.3 Carrier Package Format** Carrier package format shall be according to the following: body type TO-253, 8 mm tape/4 mm pitch.

**3.1.4 Resistance to Soldering** Parts should be capable of withstanding five cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C. Parts must also be capable of withstanding a minimum of 10 seconds immersion in molten solder at 260°C.

	Subject	Date
IPC-SM-782	SOT 143	8/93
Section		Revision
8.9		

Figure 2 provides the component dimensions for SOT 143 components.



Figure 2 SOT 143 component dimensions
	Subject	Date
IPC-SM-782	SOT 143	8/93
Section 8.9		Revision

Figure 3 provides the land pattern dimensions for SOT 143 components. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 4.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



Figure 3 SOT 143 land pattern dimensions

	Subject	Date
IPC-SM-782	SOT 143	8/93
Section		Revision
8.9		

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication (''F'') and component placement equipment accuracy (''P'') are assumed to be as given in the table. These numbers may be modified based on

user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



	Toler	ance						Solde	r Joint					
RIP	Assun (m	m)	Toe (mm)		Heel (mm)			Side 1 (mm)			Side 2 (mm)			
No.	F	Р	C∟	J⊤min	J⊤max	Cs	J <sub>H</sub> min	J <sub>H</sub> max	C <sub>W1</sub>	J <sub>S1</sub> min	J <sub>S1</sub> max	C <sub>W2</sub>	J <sub>S2</sub> min	J <sub>S2</sub> max
225	0.20	0.20	0.40	0.44	0.75	0.58	0.07	0.44	0.09	0.17	0.31	0.13	0.19	0.37

Figure 4 Tolerance and solder joint analysis



# Surface Mount Design and Land Pattern Standard

# 1.0 SCOPE

This subsection provides the component and land pattern dimensions for SOT 223 (small outline transistor) components. Basic construction of the SOT 223 device is also covered. At the end of this subsection is a listing of the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

#### 2.0 APPLICABLE DOCUMENTS

See Section 8.0 for documents applicable to the subsections.

**2.1 Electronic Industries Association (EIA)** JEDEC Publication 95 Registered and Standard Outlines for Solid State and Related Products, TO-261, Issue "C" dated 1/90

Application for copies should be addressed to: Global Engineering Documents 1990 M Street N.W. Washington, DC

## 3.0 COMPONENT DESCRIPTIONS

These parts are for dual diodes and Darlington transistors.

**3.1 Basic Construction** See Figure 1. The dimensional characteristics are designed to meet the needs of the surface mount industry. The clearance between the body of the com-



Figure 1 SOT 223 construction

Date	Section
8/93	8.10
Revision	Subject
	SOT 223

ponent and the packaging and interconnect structure is specified at 0.06 mm (basic) to accommodate reflow or wave soldering processes.

**3.1.1 Termination Materials** Leads should be soldercoated with a tin/lead alloy. The solder should contain between 58 to 68% tin. Solder may be applied to the leads by hot dipping or by plating from solution. Plated solder terminations should be subjected to post-plating reflow operation to fuse the solder. The tin/lead finish should be at least 0.0075 mm [0.0003 in] thick.

Solder finish applied over precious metal electrodes should have a diffusion barrier layer between the electrode metallization and the solder finish. The barrier layer should be nickel or an equivalent diffusion barrier, and should be at least 0.00125 mm [0.00005 in] thick.

**3.1.2 Marking** Parts are available with or without marked values.

**3.1.3 Carrier Package Format** Carrier package format shall be according to the following: body type TO-261, 12 mm tape/8 mm pitch.

**3.1.4 Resistance to Soldering** Parts should be capable of withstanding five cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C. Parts must also be capable of withstanding a minimum of 10 seconds immersion in molten solder at 260°C.

	Subject	Date
IPC-SM-782	SOT 223	8/93
Section		Revision
8.10		

Figure 2 provides the component dimensions for SOT 223 components.



Figure 2 SOT 223 component dimensions

	Subject	Date
IPC-SM-782	SOT 223	8/93
Section		Revision
8.10		

Figure 3 provides the land pattern dimensions for SOT 223 components. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 4.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



Figure 3 SOT 223 land pattern dimensions

	Subject	Date
IPC-SM-782	SOT 223	8/93
Section		Revision
8.10		

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication (''F'') and component placement equipment accuracy (''P'') are assumed to be as given in the table. These numbers may be modified based on

user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



	Toler	ance						Solde	r Joint					
RIP	(m	m)		Toe (mm)	)	I	leel (mm	)	S	ide 1 (mr	n)	S	ide 2 (mr	n)
No.	F	Р	CL	J⊤min	J⊤max	Cs	H <sub>H</sub> min	J <sub>H</sub> max	C <sub>W1</sub>	J <sub>S1</sub> min	J <sub>S1</sub> max	C <sub>w2</sub>	J <sub>s2</sub> min	J <sub>S2</sub> max
230	0.2	0.2	0.60	0.52	0.85	0.825	0.03	0.46	0.20	0.10	0.30	0.20	0.13	0.35

Figure 4 Tolerance and solder joint analysis



# Surface Mount Design and Land Pattern Standard

# 1.0 SCOPE

This subsection provides the component and land pattern dimensions for TO 252 (small outline transistor) components. Basic construction of the TO 252 device is also covered. At the end of this subsection is a listing of the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

#### 2.0 APPLICABLE DOCUMENTS

See Section 8.0 for documents applicable to the subsections.

**2.1 Electronic Industries Association (EIA)** JEDEC Publication 95 Registered and Standard Outlines for Solid State and Related Products, TO-252, Issue "B" dated 9/88

Application for copies should be addressed to: Global Engineering Documents 1990 M Street N.W. Washington, DC

#### 3.0 COMPONENT DESCRIPTIONS

These parts are for dual diodes and Darlington transistors.

**3.1 Basic Construction** See Figure 1.

Date	Section
5/96	8.11
Revision	Subject
Α	TO 252/TO 268

**3.1.1 Termination Materials** Leads should be soldercoated with a tin/lead alloy. The solder should contain between 58 to 68% tin. Solder may be applied to the leads by hot dipping or by plating from solution. Plated solder terminations should be subjected to post-plating reflow operation to fuse the solder. The tin/lead finish should be at least 0.0075 mm [0.0003 in] thick.

Solder finish applied over precious metal electrodes should have a diffusion barrier layer between the electrode metallization and the solder finish. The barrier layer should be nickel or an equivalent diffusion barrier, and should be at least 0.00125 mm [0.00005 in] thick.

**3.1.2 Marking** Parts are available with or without marked values.

**3.1.3 Carrier Package Format** Carrier package format shall be according to the following: body type TO-252, 12 mm tape/8 mm pitch.

**3.1.4 Resistance to Soldering** Parts should be capable of withstanding five cycles through a relow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C. Parts must also be capable of withstanding a minimum of 10 seconds immersion in molten solder at 260°C.



Figure 1 TO 252 construction

	Subject	Date
IPC-SM-782	TO 252/TO 268	5/96
Section		Revision
8.11		Α

Figure 2 provides the component dimensions for TO 252 components.



Figure 2 TO 252 component dimensions

\*Formerly TO 252 \*\*Formerly TO 263

	Subject	Date
IPC-SM-782	TO 252/TO 268	5/96
Section		Revision
8.11		А

Figure 3 provides the land pattern dimensions for TO 252 components. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 4.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



Figure 3 TO 252 land pattern dimensions

	Subject	Date
IPC-SM-782	TO 252/TO 268	5/96
Section		Revision
8.11		Α

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication ("F") and component placement equipment accuracy ("P") are assumed to be as given in the table. These numbers may be modified based on user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



	Ioler	ance					Solder Joint										
RLP	Assumptions (mm)		Toe (mm)			Heel 1 (mm)			Heel 2 (mm)			Side 1 (mm)			Side 2 (mm)		
No.	F	Р	C∟	J⊤min	J <sub>⊤</sub> max	C <sub>T1</sub>	J <sub>H1</sub> min	J <sub>H1</sub> max	С <sub>т2</sub>	J <sub>H2</sub> min	J <sub>H2</sub> max	C <sub>W1</sub>	J <sub>S1</sub> min	J <sub>S1</sub> max	C <sub>W1</sub>	J <sub>S2</sub> min	J <sub>S2</sub> max
235A	0.10	0.10	1.09	0.39	0.94	0.29	0.37	0.51	1.50	0.29	1.04	0.27	0.03	0.16	1.00	0.02	0.52
236	0.10	0.10	1.28	0.36	1.00	0.50	0.19	0.44	1.00	0.19	0.69	0.40	0.03	0.23	0.64	-0.04	0.28
237	0.10	0.10	0.40	0.34	0.54	0.30	0.27	0.42	0.30	0.27	0.42	0.30	-0.04	0.11	0.30	-0.02	0.13

Figure 4 Tolerance and solder joint analysis



# Surface Mount Design and Land Pattern Standard

**1.0 INTRODUCTION** This section covers land patterns for components with gullwings on two sides. Each subsection contains information in accordance with the following format:

- 1.0 Scope
- 2.0 Applicable Documents
- 3.0 General Component Description (Figure 1)
- 4.0 Component Dimensions (Figure 2)
- 5.0 Land Pattern Dimensions (Figure 3)
- 6.0 Tolerance and Solder Joint Analysis (Figure 4)

The following is the table of contents for this section:

Table of Contents Components with Gullwing Leads on Two Sides											
Section	Component	Standard Source	Lead Pitch								
9.1	SOIC	JEDEC	1.27 mm								
9.2	SSOIC	JEDEC	0.63 and								
			0.80 mm								
9.3	SOPIC	EIAJ	1.27 mm								
9.4	TSOP	EIAJ	0.3, 0.4,								
			0.5 mm								
9.5	CFP		1.27 mm								

#### 2.0 APPLICABLE DOCUMENTS

The following documents, of the issue in effect on the revision date of this section, form a part of this specification to the extent specified herein.

#### 2.1 Electronic Industries Association (EIA)<sup>1</sup>

**EIA-481-A** Taping of Surface Mount Components for Automatic Placement

#### 2.2 International Electrotechnical Commission (IEC)<sup>2</sup>

IEC 97 Grid Elements

#### 2.3 Electronic Industries Association of Japan<sup>3</sup>

**IC-74-1** General Rules for Preparation of Outline Drawings of Integrated Circuits

**IC-74-2** General Rules for Preparation of Outline Drawings of Integrated Circuits, Thin Small Outline Packages

Date	Section
8/93	9.0
Revision	Subject
	Components with Gullwings on Two Sides

#### 3.0 General Information

**3.1 General Component Description** The two-sided gull wing family has a number of generic package sizes in the family. The body sizes are varied, but the basic family is characterized by 1.27 mm or 0.63 mm lead centers with leads on the long side of a rectangular body. The family has been expanded to include a limited number of 0.80, 0.65, 0.50, 0.40, and 0.3 mm pitch devices.

Within the component families, body width and lead span are constant, while body length changes as the lead count changes.

A major advantage of this package style is that it can be pretested prior to substrate assembly while still offering relatively high density. Its small area, low height, and minimal weight are its major advantages over DIPs. The package has orientation features on the edge of the package to aid in handling and identification.

Coplanarity is an issue for all components with gullwings on two sides. In general, the leads must be coplanar within 0.1 mm. That is, when the component is placed on a flat surface, (e.g., a granite block), no lead may be more than 0.1 mm off the flat surface.

**3.2 Process Considerations** Some members of the SOIC family are processed on the secondary side and wave soldered. When parts are processed by wave solder, correct part orientation must be observed. Consult your manufacturer before placing SOIC's on the wave solder side of the board.

High lead count packages and fine pitch parts, 0.63 mm or less, should be processed by infrared reflow, conduction reflow, or hot bar soldering, and should not be wave soldered.

2. Application for copies should be addressed to IEC, 3 rue de Varembe, PO Box 131 - 1211 Geneva 20, Switzerland

Application for copies of EIA and EIAJ documents should be addressed to EIA, 2001 Pennsylvania Ave N.W., Washington, DC, 20006-1813 or Global Engineering Documents, 1990 M St. N.W., Washington, DC 20036.

	Subject	Date
IPC-SM-782	Components with Gullwings on Two Sides	8/93
Section		Revision
9.0		

This Page Intentionally Left Blank



# Surface Mount Design and Land Pattern Standard

# 1.0 SCOPE

This subsection provides the component and land pattern dimensions for small outline integrated circuits (SOIC components) with gullwing leads. Basic construction of the SOIC device is also covered. At the end of this subsection is a listing of the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

## 2.0 APPLICABLE DOCUMENTS

See Section 9.0 for documents applicable to the subsections.

#### 3.0 COMPONENT DESCRIPTIONS

These components are all on 1.27 mm pitch, and are available in narrow body (3.90 mm), wide body (7.50 mm) and extra wide body (8.90 mm) sizes, ranging from 8 to 36 pins.

**3.1 Basic Construction** See Figure 1. Basic construction consists of a plastic body and metallic leads.

**3.1.1 Termination Materials** Leads should be soldercoated with a tin/lead alloy. The solder should contain between 58 to 68% tin. Solder may be applied to the termination by hot dipping or by plating from solution. Plated solder terminations should be subjected to a post-plating reflow operation to fuse the solder. The tin/lead finish should be at least 0.00075 mm [0.0003 in] thick.

Date	Section
5/96	9.1
Revision	Subject
А	SOIC

Solder finish applied over precious-metal leads shall have a diffusion-barrier layer between the lead metallization and the solder finish. The barrier layer should be nickel or an equivalent diffusion barrier, and should be at least 0.00125 mm [0.00005 in] thick.

**3.1.2 Marking** All parts shall be marked with a part number and "Pin 1" location. "Pin 1" location may be molded into the plastic body.

**3.1.3 Carrier Package Format** Bulk rods, 24 mm tape/ 8–12 mm pitch is preferred for best handling. Tube carriers are also used.

**3.1.4 Resistance to Soldering** Parts should be capable of withstanding ten cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C. Parts must also be capable of withstanding a minimum of 10 seconds immersion in molten solder at 260°C.



Figure 1 SOIC construction

	Subject	Date
IPC-SM-782A	SOIC	5/96
Section		Revision
9.1		А

Figure 2 provides the component dimensions for SOIC components.



IPC-782-9-1-2

		1.0	nm)	S (i	mm)	w	mm)	T	nm)	Aí	nm)	Bú	mm)	ни	nm)	P (mm)
Component Identifier	JEDEC Number	min	max	min	max	min	max	min	max	min	max	min	max	min	max	basic
S08	MS-012 AA	5.80	6.20	3.26	4.55	0.33	0.51	0.40	1.27	3.80	4.00	4.80	5.00	1.35	1.75	1.27
S08W	—	10.00	10.65	7.46	8.85	0.33	0.51	0.40	1.27	7.40	7.60	5.05	5.45	2.35	2.65	1.27
S014	MS-012 AB	5.80	6.20	3.26	4.55	0.33	0.51	0.40	1.27	3.80	4.00	8.55	8.75	1.35	1.75	1.27
S014 W	—	10.00	10.65	7.46	8.85	0.33	0.51	0.40	1.27	7.40	7.60	8.80	9.20	2.35	2.65	
S016	MS-012 AC	5.80	6.20	3.26	4.55	0.33	0.51	0.40	1.27	3.80	4.00	9.80	10.00	1.35	1.75	1.27
S016W	MS-013 AA	10.00	10.65	7.46	8.85	0.33	0.51	0.40	1.27	7.40	7.60	10.10	10.50	2.35	2.65	1.27
S020W	MS-013 AC	10.00	10.65	7.46	8.85	0.33	0.51	0.40	1.27	7.40	7.60	12.60	13.00	2.35	2.65	1.27
S024W	MO-119 AA	10.29	10.64	8.21	9.01	0.36	0.51	0.53	1.04	7.40	7.60	15.54	15.85	2.34	2.64	1.27
S024X	MO-120 AA	11.81	12.17	9.73	10.54	0.36	0.51	0.53	1.04	8.76	9.02	15.54	15.85	2.34	2.64	1.27
S028W	MO-119 AB	10.29	10.64	8.21	9.01	0.36	0.51	0.53	1.04	7.40	7.60	18.08	18.39	2.34	2.64	1.27
S028X	MO-120 AB	11.81	12.17	9.73	10.54	0.36	0.51	0.53	1.04	8.76	9.02	18.08	18.39	2.34	2.64	1.27
\$032W	MO-119 AC	10.29	10.64	8.21	9.01	0.36	0.51	0.53	1.04	7.40	7.60	20.62	20.93	2.34	2.64	1.27
S032X	MO-120 AC	11.81	12.17	9.73	10.54	0.36	0.51	0.53	1.04	8.76	9.02	20.62	20.93	2.34	2.64	1.27
S036W	MO-119 AD	10.29	10.64	8.21	9.01	0.36	0.51	0.53	1.04	7.40	7.60	23.16	23.47	2.34	2.64	1.27
S036X	MO-120 AD	11.81	12.17	9.73	10.54	0.36	0.51	0.53	1.04	8.76	9.02	23.16	23.47	2.34	2.64	1.27

Figure 2 SOIC component dimensions

	Subject	Date
IPC-SM-782A	SOIC	5/96
Section		Revision
9.1		Α

Figure 3 provides the land pattern dimensions for SOIC components. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 4.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



302AS0147.403.000.602.205.207.621.2716x20303AS014W11.407.000.602.209.207.621.2724x20304AS0167.403.000.602.205.208.891.2716x22305AS016W11.407.000.602.209.208.891.2724x22306AS020W11.407.000.602.209.2011.431.2724x28307AS024W11.407.000.602.209.2013.971.2724x32308AS024X13.008.600.602.209.2016.511.2724x32309AS028W11.407.000.602.209.2016.511.2724x38310AS028W11.407.000.602.209.2016.511.2724x38310AS028W11.407.000.602.209.2016.511.2724x38310AS028W11.407.000.602.2010.8016.511.2728x38311AS032W11.407.000.602.209.2019.051.2724x44312AS036W11.407.000.602.209.2019.051.2724x48313AS036W11.407.000.602.209.2019.051.2724x48313AS036W11.40 <th></th>										
303AS014W11.407.000.602.209.207.621.2724x20304AS0167.403.000.602.205.208.891.2716x22305AS016W11.407.000.602.209.208.891.2724x22306AS020W11.407.000.602.209.2011.431.2724x28307AS024W11.407.000.602.209.2013.971.2724x32308AS024X13.008.600.602.209.2013.971.2728x32309AS028W11.407.000.602.209.2016.511.2728x32310AS028X13.008.600.602.209.2019.051.2728x38311AS032X13.008.600.602.209.2019.051.2728x44313AS036W11.407.000.602.209.2019.051.2728x44313AS036W11.407.000.602.209.2019.051.2728x44313AS036W11.407.000.602.209.2021.591.2724x48314AS036X13.008.600.602.209.2021.591.2728x48	302A	S014	7.40	3.00	0.60	2.20	5.20	7.62	1.27	16x20
304AS0167.403.000.602.205.208.891.2716x22305AS016W11.407.000.602.209.208.891.2724x22306AS020W11.407.000.602.209.2011.431.2724x28307AS024W11.407.000.602.209.2013.971.2724x32308AS024X13.008.600.602.209.2016.511.2724x32309AS028W11.407.000.602.209.2016.511.2724x38310AS028W11.407.000.602.209.2016.511.2724x38311AS032W11.407.000.602.209.2016.511.2728x38311AS032X13.008.600.602.209.2019.051.2728x44312AS036W11.407.000.602.209.2019.051.2728x44313AS036W11.407.000.602.209.2019.051.2724x48313AS036W11.407.000.602.209.2021.591.2724x48314AS036X13.008.600.602.2010.8021.591.2728x48	303A	S014W	11.40	7.00	0.60	2.20	9.20	7.62	1.27	24x20
305AS016W11.407.000.602.209.208.891.2724x22306AS020W11.407.000.602.209.2011.431.2724x28307AS024W11.407.000.602.209.2013.971.2724x32308AS024X13.008.600.602.2010.8013.971.2728x32309AS028W11.407.000.602.209.2016.511.2728x38310AS028X13.008.600.602.209.2016.511.2728x38311AS032W11.407.000.602.209.2019.051.2728x44312AS032X13.008.600.602.209.2019.051.2728x44313AS036W11.407.000.602.209.2021.591.2724x48314AS036X13.008.600.602.209.2021.591.2728x48	304A	S016	7.40	3.00	0.60	2.20	5.20	8.89	1.27	16x22
306AS020W11.407.000.602.209.2011.431.2724x28307AS024W11.407.000.602.209.2013.971.2724x32308AS024X13.008.600.602.2010.8013.971.2728x32309AS028W11.407.000.602.209.2016.511.2728x38310AS028X13.008.600.602.2010.8016.511.2728x38311AS032W11.407.000.602.209.2019.051.2724x44312AS032X13.008.600.602.2010.8019.051.2728x44313AS036W11.407.000.602.209.2021.591.2724x48314AS036X13.008.600.602.209.2021.591.2724x48	305A	S016W	11.40	7.00	0.60	2.20	9.20	8.89	1.27	24x22
307AS024W11.407.000.602.209.2013.971.2724x32308AS024X13.008.600.602.2010.8013.971.2728x32309AS028W11.407.000.602.209.2016.511.2724x38310AS028X13.008.600.602.2010.8016.511.2728x38311AS032W11.407.000.602.209.2019.051.2728x44312AS032X13.008.600.602.2010.8019.051.2728x44313AS036W11.407.000.602.209.2021.591.2724x48314AS036X13.008.600.602.2010.8021.591.2728x48	306A	S020W	11.40	7.00	0.60	2.20	9.20	11.43	1.27	24x28
308AS024X13.008.600.602.2010.8013.971.2728x32309AS028W11.407.000.602.209.2016.511.2724x38310AS028X13.008.600.602.2010.8016.511.2728x38311AS032W11.407.000.602.209.2019.051.2728x44312AS032X13.008.600.602.2010.8019.051.2728x44313AS036W11.407.000.602.209.2021.591.2724x48314AS036X13.008.600.602.2010.8021.591.2728x48	307A	S024W	11.40	7.00	0.60	2.20	9.20	13.97	1.27	24x32
309A\$028W11.407.000.602.209.2016.511.2724x38310A\$028X13.008.600.602.2010.8016.511.2728x38311A\$032W11.407.000.602.209.2019.051.2724x44312A\$032X13.008.600.602.2010.8019.051.2728x44313A\$036W11.407.000.602.209.2021.591.2724x48314A\$036X13.008.600.602.2010.8021.591.2728x48	308A	S024X	13.00	8.60	0.60	2.20	10.80	13.97	1.27	28x32
310AS028X13.008.600.602.2010.8016.511.2728x38311AS032W11.407.000.602.209.2019.051.2724x44312AS032X13.008.600.602.2010.8019.051.2728x44313AS036W11.407.000.602.209.2021.591.2724x48314AS036X13.008.600.602.2010.8021.591.2728x48	309A	S028W	11.40	7.00	0.60	2.20	9.20	16.51	1.27	24x38
311AS032W11.407.000.602.209.2019.051.2724x44312AS032X13.008.600.602.2010.8019.051.2728x44313AS036W11.407.000.602.209.2021.591.2724x48314AS036X13.008.600.602.2010.8021.591.2728x48	310A	S028X	13.00	8.60	0.60	2.20	10.80	16.51	1.27	28x38
312A S032X 13.00 8.60 0.60 2.20 10.80 19.05 1.27 28x44   313A S036W 11.40 7.00 0.60 2.20 9.20 21.59 1.27 24x48   314A S036X 13.00 8.60 0.60 2.20 10.80 21.59 1.27 28x48	311A	S032W	11.40	7.00	0.60	2.20	9.20	19.05	1.27	24x44
313A S036W 11.40 7.00 0.60 2.20 9.20 21.59 1.27 24x48   314A S036X 13.00 8.60 0.60 2.20 10.80 21.59 1.27 24x48	312A	S032X	13.00	8.60	0.60	2.20	10.80	19.05	1.27	28x44
314A \$\S036X\$ 13.00 8.60 0.60 2.20 10.80 21.59 1.27 28x48	313A	S036W	11.40	7.00	0.60	2.20	9.20	21.59	1.27	24x48
	314A	S036X	13.00	8.60	0.60	2.20	10.80	21.59	1.27	28x48

Figure 3 SOIC land pattern dimensions

	Subject	Date
IPC-SM-782A	SOIC	5/96
Section		Revision
9.1		А

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication ("'F") and component placement equipment accuracy ("P") are assumed to be as given in the table. These numbers may be modified based on

user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



Figure 4 Tolerance and solder joint analysis



# Surface Mount Design and Land Pattern Standard

# 1.0 SCOPE

This subsection provides the component and land pattern dimensions for small outline integrated circuits (SSOIC components) with gullwing leads. Basic construction of the SSOIC device is also covered. At the end of this subsection is a listing of the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

#### 2.0 APPLICABLE DOCUMENTS

See Section 9.0 and the following for documents applicable to this subsection.

#### 2.1 Electronic Industries Association

**JEDEC Publication 95** Registered and Standard Outlines for Solid State and Related Products, ''Small Outline Gullead, 12 mm Body, 0.80 mm lead Spacing,'' Outline M0-117, issue ''A,'' and ''Shrink Small Outline Package Family, 7.62 mm body, 0.635 mm,'' Outline MO-018, issue ''A''

Application for copies should be addressed to: Global Engineering Documents 1990 M Street N.W., Washington,DC



Figure 1 SSOIC construction

Date	Section
5/96	9.2
Revision	Subject
А	SSOIC

#### 3.0 COMPONENT DESCRIPTIONS

These components are all on 0.635 mm pitch, and are available in wide body (7.50 mm) and extra wide body (12.00 mm) sizes, ranging from 48 to 64 pins.

**3.1 Basic Construction** See Figure 1. Basic construction consists of a plastic body and metallic leads.

**3.1.1 Termination Materials** Leads should be soldercoated with a tin/lead alloy. The solder should contain between 58 to 68% tin. Solder may be applied to the termination by hot dipping or by plating from solution. Plated solder terminations should be subjected to a post-plating reflow operation to fuse the solder. The tin/lead finish should be at least 0.00075 mm [0.0003 in] thick.

**3.1.2 Marking** All parts shall be marked with a part number and "Pin 1" location. "Pin 1" location may be molded into the plastic body.

**3.1.3 Carrier Package Format** Bulk rods, 24 mm tape/ 8–12 mm pitch is preferred for best handling. Tube carriers are also used.

**3.1.4 Resistance to Soldering** Parts should be capable of withstanding ten cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C. Parts must also be capable of withstanding a minimum of 10 seconds immersion in molten solder at 260°C.

	Subject	Date
IPC-SM-782	SSOIC	5/96
Section		Revision
9.2		Α

Figure 2 provides the component dimensions for SSOIC components.



	Subject	Date
IPC-SM-782	SSOIC	5/96
Section		Revision
9.2		Α

Figure 3 provides the land pattern dimensions for SSOIC components. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 4.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



Figure 3 SSOIC land pattern dimensions

	Subject	Date
IPC-SM-782	SSOIC	5/96
Section		Revision
9.2		А

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication (''F'') and component placement equipment accuracy (''P'') are assumed to be as given in the table. These numbers may be modified based on

user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



	Toler	ance	Solder Joint											
	Assumpti	ons (mm)		Toe (mm)			Heel (mm)		Side (mm)					
RLP No.	F	Р	CL	T <sub>⊤</sub> min	J <sub>T</sub> max	Cs	J <sub>H</sub> min	J <sub>H</sub> max	C <sub>W</sub>	J <sub>s</sub> min	J <sub>s</sub> max			
330A	0.10	0.10	0.64	0.46	0.79	0.96	0.39	0.88	0.10	0.01	0.10			
331A	0.10	0.10	0.64	0.46	0.79	0.96	0.39	0.88	0.10	0.01	0.10			
332A	0.10	0.10	0.50	0.44	0.70	0.65	0.49	0.82	0.15	0.00	0.10			

Figure 4 Tolerance and solder joint analysis



# Surface Mount Design and Land Pattern Standard

# 1.0 SCOPE

This subsection provides component and land pattern dimensions for small outline packages (SOP components) with gullwing leads on two sides. Basic construction of the SOP device is also covered. At the end of this subsection is a listing of the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

## 2.0 APPLICABLE DOCUMENTS

See Section 9.0 and the following for documents applicable to this subsection.

## 2.1 Electronic Industries Association of Japan (EIAJ)

**EIAJ-7402-1** General Rules for the Preparation of Outine Drawings of Integrated Circuits Small Outline Packages

#### 3.0 COMPONENT DESCRIPTIONS

**3.1 Basic Construction** IPC-SM-782 has defined centerto-center spacing for the land pattern slightly differently than is indicated in the EIAJ specification ED 7402-1.

This specification allows for 6 families of the SOP. EIAJ classifies the families by the center-to-center distance of the land patterns and the outer extremities of the leads (dimension "L" in IPC-SM-782). The basic construction of the SOP specified



Figure 1 SOPIC construction

Date	Section
5/96	9.3
Revision	Subject
А	SOP

by EIAJ is the same construction as for SOIC specified by JEDEC. Both have gullwing leads on 1.27 mm centers.

The EIAJ specification allows for a number of positions of the components to be in any of the families (e.g., body width). The sizes shown in Figure 2 are the most common, however, there are Type II SOP 14s and there are also Type I SOP 16s. See Figure 2.

**3.1.1 Termination Materials** Leads must be soldercoated with a tin/lead alloy. The solder should contain between 58 to 68% tin. Solder may be applied to the leads by hot dipping or by plating from solution. Plated solder terminations should be subjected to post-plating reflow operation to fuse the solder. The tin/lead finish should be at least 0.0075 mm [0.0003 in] thick.

**3.1.2 Marking** Parts are available with or without part number markings. Usually an index mark indicates pin 1.

**3.1.3 Carrier Package Format** Bulk rods, 24 mm tape/ 8–12 mm pitch is preferred for best handling. Tube carriers are also used.

**3.1.4 Resistance to Solder** Parts should be capable of withstanding ten cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C. Parts must also be capable of withstanding a minimum of 10 seconds immersion in molten solder at 260°C.

	Subject	Date
IPC-SM-782	SOP	5/96
Section		Revision
9.3		А

Figure 2 provides the component dimensions for SOPIC components.





IPC-782-9-3-2

Component Identifier		L (r	nm)	S (r	nm)	W (I	W (mm) T (		W (mm)		T (mm)		T (mm)		A (mm)		H (mm)	P (mm)
(mm)	Туре	min	max	min	max	min	max	min	max	min	max	max	max	basic				
SOP 6	I	5.72	6.99	3.72	5.11	0.35	0.51	0.60	1.00	3.92	4.72	6.35	1.5	1.27				
SOP 8	I	5.72	6.99	3.72	5.11	0.35	0.51	0.60	1.00	3.92	4.72	6.35	1.5	1.27				
SOP 10	I	5.72	6.99	3.72	5.11	0.35	0.51	0.60	1.00	3.92	4.72	8.89	1.5	1.27				
SOP 12	I	5.72	6.99	3.72	5.11	0.35	0.51	0.60	1.00	3.92	4.72	8.89	1.5	1.27				
SOP 14	I	5.72	6.99	3.72	5.11	0.35	0.51	0.60	1.00	3.92	4.72	11.43	1.5	1.27				
SOP 16	П	7.62	8.89	5.62	7.01	0.35	0.51	0.60	1.00	5.02	6.22	11.43	2.0	1.27				
SOP 18	П	7.62	8.89	5.62	7.01	0.35	0.51	0.60	1.00	5.02	6.22	13.97	2.0	1.27				
SOP 20	П	7.62	8.89	5.62	7.01	0.35	0.51	0.60	1.00	5.02	6.22	13.97	2.0	1.27				
SOP 22		9.53	10.80	7.53	8.92	0.35	0.51	0.60	1.00	6.33	8.13	16.51	2.5	1.27				
SOP 24		9.53	10.80	7.53	8.92	0.35	0.51	0.60	1.00	6.33	8.13	16.51	2.5	1.27				
SOP 28	IV	11.43	12.70	9.43	10.82	0.35	0.51	0.60	1.00	8.23	10.03	19.05	3.0	1.27				
SOP 30	IV	11.43	12.70	9.43	10.82	0.35	0.51	0.60	1.00	8.23	10.03	21.59	3.0	1.27				
SOP 32	V	13.34	14.61	11.34	12.73	0.35	0.51	0.60	1.00	10.14	11.94	21.59	3.5	1.27				
SOP 36	V	13.34	14.61	11.34	12.73	0.36	0.51	0.60	1.00	10.14	11.94	24.13	3.5	1.27				
SOP 40	VI	15.24	16.51	13.24	14.63	0.35	0.51	0.60	1.00	12.04	13.84	27.94	4.0	1.27				
SOP 42	VI	15.24	16.51	13.24	14.63	0.35	0.51	0.60	1.00	12.04	13.84	27.94	4.0	1.27				

Figure 2 SOPIC component dimensions

	Subject	Date
IPC-SM-782	SOP	5/96
Section		Revision
9.3		Α

Figure 3 provides the land pattern dimensions for SOPIC components. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 4.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



Figure 3 SOPIC land pattern dimensions

	Subject	Date
IPC-SM-782	SOP	5/96
Section		Revision
9.3		Α

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication ("'F") and component placement equipment accuracy ("P") are assumed to be as given in the table. These numbers may be modified based on

user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



Figure 4 Tolerance and solder joint analysis



# Surface Mount Design and Land Pattern Standard

# 1.0 SCOPE

This subsection provides the component and land pattern dimensions for thin small outline packages (TSOP components) with gullwing leads on two sides. Basic construction of the TSOP device is also covered. At the end of this subsection is a listing of the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

## 2.0 APPLICABLE DOCUMENTS

See Section 9.0 and the following for documents applicable to this subsection.

## 2.1 Electronic Industries Association of Japan (EIAJ)

**EIAJ-ED-7402-3** General Rules for the Preparation of Outline Drawings of Integrated Circuits Thin Small Outline Packages

#### 3.0 COMPONENT DESCRIPTIONS

**3.1 Basic Construction** The TSOP package is unique among the component families of this section becaue its leads protrude from the short side of the plastic body. The TSOP components are available in four different pitches: 0.3, 0.4, 0.5, and 0.65 mm. They are typically specified by their two largest dimensions—the plastic body size (in the short dimension), and the nominal toe-to-toe length (in the long dimension).



Figure 1 TSOP construction

Date	Section
5/96	9.4
Revision	Subject
А	TSOP

sion). Their use has grown because their height (less than 1.27 mm) allows them to be used in memory card technology.

EIAJ ED-7402-3 outlines sixteen different body sizes with pin counts ranging from 16–76 pins. In general, as the long dimension increases, the pitch decreases. See Figure 1.

**3.1.1 Termination Materials** Leads must be soldercoated with a tin/lead alloy. The solder should contain between 58 to 68% tin. Solder may be applied to the leads by hot dipping or by plating from solution. Plated solder terminations should be subjected to post-plating reflow operation to fuse the solder. The tin/lead finish should be at least 0.0075 mm [0.0003 in] thick.

**3.1.2 Marking** Parts are available with or without part number markings. Usually an index mark indicates pin 1.

**3.1.3 Carrier Packages Format** Trays are usually used for handling TSOP's.

**3.1.4 Resistance to Soldering** Parts should be capable of withstanding ten cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C. Parts must also be capable of withstanding a minimum of 10 seconds immersion in molten solder at 260°C.

	Subject	Date
IPC-SM-782	TSOP	5/96
Section		Revision
9.4		A

Figure 2 provides the component dimensions for TSOP components.



Component	Pin	L (r	nm)	S (r	nm)	<b>W (</b>	mm)	T (r	nm)	A (r	nm)	B (r	nm)	(mm)	(mm)
(mm)	Count	min	max	min	max	min	max	m in	max	min	max	min	max	max	basic
TSOP 6x14	16	13.80	14.20	12.40	12.98	0.20	0.40	0.40	0.70	5.80	6.20	12.20	12.60	1.27	0.65
TSOP 6x16	24	15.80	16.20	14.40	14.98	0.10	0.30	0.40	0.70	5.80	6.20	14.20	14.60	1.27	0.50
TSOP 6x18	28	17.80	18.20	16.40	16.78	0.05	0.22	0.40	0.70	5.80	6.20	16.20	16.60	1.27	0.40
TSOP 6x20	36	19.80	20.20	18.40	18.98	0.05	0.15	0.40	0.70	5.80	6.20	18.20	18.60	1.27	0.30
TSOP 8x14	24	13.80	14.20	12.40	12.98	0.20	0.40	0.40	0.70	7.80	8.20	12.20	12.60	1.27	0.65
TSOP 8x16	32	15.80	16.20	14.40	14.98	0.10	0.30	0.40	0.70	7.80	8.20	14.20	14.60	1.27	0.50
TSOP 8x18	40	17.80	18.20	16.40	16.98	0.05	0.22	0.40	0.70	7.80	8.20	16.20	16.60	1.27	0.40
TSOP 8x20	52	19.80	20.20	18.40	18.98	0.05	0.15	0.40	0.70	7.80	8.20	18.20	18.60	1.27	0.30
TSOP 10x14	28	13.80	14.20	12.40	12.98	0.20	0.40	0.40	0.70	9.80	10.20	12.20	12.60	1.27	0.65
TSOP 10x16	40	15.80	16.20	14.40	14.98	0.10	0.30	0.40	0.70	9.80	10.20	14.20	14.60	1.27	0.50
TSOP 10x18	48	17.80	18.20	16.40	16.98	0.05	0.22	0.40	0.70	9.80	10.20	16.20	16.60	1.27	0.40
TSOP 10x20	64	19.80	20.20	18.40	18.98	0.05	0.15	0.40	0.70	9.80	10.20	18.20	18.60	1.27	0.30
TSOP 12x14	36	13.80	14.20	12.40	12.98	0.20	0.40	0.40	0.70	11.80	12.20	12.20	12.60	1.27	0.65
TSOP 12x16	48	15.80	16.20	14.40	14.98	0.10	0.30	0.40	0.70	11.80	12.20	14.20	14.60	1.27	0.50
TSOP 12x18	60	17.80	18.20	16.40	16.98	0.05	0.22	0.40	0.70	11.80	12.20	16.20	16.60	1.27	0.40
TSOP 12x20	76	19.80	20.20	18.40	18.98	0.05	0.15	0.40	0.70	11.80	12.20	18.20	18.60	1.27	0.30

Figure 2 TSOP component dimensions

	Subject	Date
IPC-SM-782	TSOP	5/96
Section		Revision
9.4		Α

Figure 3 provides the land pattern dimensions for TSOP components. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 4.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



Figure 3 TSOP land pattern dimensions

	Subject	Date
IPC-SM-782	TSOP	5/96
Section		Revision
9.4		Α

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication ("'F") and component placement equipment accuracy ("P") are assumed to be as given in the table. These numbers may be modified based on

user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



Figure 4 Tolerance and solder joint analysis



# Surface Mount Design and Land Pattern Standard

# 1.0 SCOPE

This subsection provides the component and land pattern dimensions for ceramic flat packs (CFP components) with gullwing leads on two sides. Basic construction of the CFP device is also covered. At the end of this subsection is a listing of the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

#### 2.0 APPLICABLE DOCUMENTS

See Section 9.0 and the following for documents applicable to this subsection.

**JEDEC Publication 95** Registered and Standard Outlines for Solid State and Related Products:

Outline	Issues	Title
MO-003	С	Flatpack Family, 5.08 Width, 1.27
		Pitch
MO-004	С	Flatpack Family, 7.62 Width, 1.27
		Pitch
MO-018		Flatpack Family, 10.16 Width,
		1.27 Pitch
MO-019	D	Flatpack Family, 10.16 Width,
		1.27 Pitch
MO-020	С	Flatpack Family, 12.70 Width,
		1.27 Pitch
MO-021	С	Flatpack Family, 15.24 Width,
		1.27 Pitch
MO-022	D	Flatpack Family, 17.78 Width,
		1.27 Pitch
MO-023	С	Flatpack Family, 22.86 Width,
		1.27 Pitch

Application for copies should be addressed to: Global Engineering Documents 1990 M Street N.W. Washington, DC

Date	Section
8/93	9.5
Revision	Subject
	CFP

# 3.0 COMPONENT DESCRIPTIONS

**3.1 Basic Construction** See Figure 1. Basic construction consists of a ceramic body and metallic leads. Leads are trimmed and formed into gullwing shape as shown in Figure 2.

**3.1.1 Termination Materials** Leads should be soldercoated with a tin/lead alloy. The solder should contain between 58 to 68% tin. Solder may be applied to the termination by hot dipping or by plating from solution. Plated solder terminations should be subjected to a post-plating reflow operation to fuse the solder. The tin/lead finish should be at least 0.00075 mm [0.0003 in] thick.

**3.1.2 Marking** All parts shall be marked with a part number and an index area. The index area shall identify the location of pin 1.

**3.1.3** Carrier trays are used for handling CFPs.

**3.1.4 Resistance to Soldering** Parts should be capable of withstanding ten cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C. Parts must also be capable of withstanding a minimum of 10 seconds immersion in molten solder at 260°C.



Figure 1 CFP construction

	Subject	Date
IPC-SM-782	CFP	8/93
Section		Revision
9.5		

Figure 2 provides the component dimensions for CFP components.



IPC-782-9-5-2

CFP	Pin	L (r	nm)	S (r	nm)	W (I	mm)	T (r	nm)	A (r	nm)	B (mm)	H (mm)	E
Identifier	Count	min	max	min	max	min	max	min	max	min	max	max	max	basic
MO-003	10	9.00	9.60	6.46	7.26	0.25	0.35	0.90	1.27	2.54	5.08	7.36	2.50	1.27
MO-003	14	9.00	9.60	6.46	7.26	0.25	0.35	0.90	1.27	2.54	5.08	9.90	2.50	1.27
MO-004	10	11.00	11.60	8.46	9.26	0.38	0.48	0.90	1.27	5.08	7.62	7.36	2.50	1.27
MO-004	14	11.00	11.60	8.46	9.26	0.38	0.48	0.90	1.27	5.08	7.62	9.90	2.50	1.27
MO-004	16	11.00	11.60	8.46	9.26	0.38	0.48	0.90	1.27	5.08	7.62	11.17	2.50	1.27
MO-018	20	11.00	11.60	8.46	9.26	0.25	0.35	0.90	1.27	7.62	10.16	13.71	2.50	1.27
MO-019	24	15.00	15.60	12.46	13.26	0.38	0.48	0.90	1.27	7.62	10.16	16.25	2.50	1.27
MO-019	28	15.00	15.60	12.46	13.26	0.46	0.56	0.90	1.27	7.62	10.16	18.79	2.50	1.27
MO-020	36	17.00	17.60	14.46	15.26	0.38	0.48	0.90	1.27	10.16	12.70	23.87	3.00	1.27
MO-020	40	17.00	17.60	14.46	15.26	0.33	0.43	0.90	1.27	10.16	12.70	26.41	3.00	1.27
MO-021	16	20.00	20.60	17.46	18.26	0.38	0.48	0.90	1.27	12.70	15.24	11.17	2.50	1.27
MO-021	24	20.00	20.60	17.46	18.26	0.38	0.48	0.90	1.27	12.70	15.24	16.25	2.50	1.27
MO-021	36	20.00	20.60	17.46	18.26	0.38	0.48	0.90	1.27	12.70	15.24	23.87	3.00	1.27
MO-022	20	22.00	22.60	19.46	20.26	0.38	0.48	0.90	1.27	15.24	17.78	13.71	2.50	1.27
MO-022	42	22.00	22.60	19.46	20.26	0.46	0.56	0.90	1.27	15.24	17.78	27.68	3.00	1.27
MO-023	36	27.00	27.60	24.46	25.26	0.38	0.48	0.90	1.27	20.32	22.86	23.87	3.00	1.27
MO-023	50	27.00	27.60	24.46	25.26	0.38	0.48	0.90	1.27	20.32	22.86	32.76	3.00	1.27

Figure 2 CFP component dimensions

	Subject	Date
IPC-SM-782	CFP	8/93
Section		Revision
7.0		

Figure 3 provides the land pattern dimensions for CFP components. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 4.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



	Component	Din				Y (mm)	C (mm)	D (mm)	E (mm)	Placement Grid
RLP No.	Identifier	Count	Z (mm)	G (mm)	X (mm)	ref	ref	ref	basic	Elements)
420	MO-003	10	10.20	6.00	0.65	2.20	8.0	5.08	1.27	22x16
421	MO-003	14	10.20	6.00	0.65	2.20	8.0	7.62	1.27	22x22
422	MO-004	10	12.20	8.00	0.65	2.20	10.0	5.08	1.27	26x16
423	MO-004	14	12.20	8.00	0.65	2.20	10.0	7.62	1.27	26x22
424	MO-004	16	12.20	8.00	0.65	2.20	10.0	8.89	1.27	26x24
425	MO-018	20	12.20	8.00	0.65	2.20	10.0	11.43	1.27	26x28
426	MO-019	24	16.20	12.00	0.65	2.20	14.0	13.97	1.27	34x34
427	MO-019	28	16.20	12.00	0.65	2.20	14.0	16.51	1.27	34x38
428	MO-020	36	18.20	14.00	0.65	2.20	16.0	21.59	1.27	38x48
429	MO-020	40	18.20	14.00	0.65	2.20	16.0	24.13	1.27	38x54
430	MO-021	16	21.20	17.00	0.65	2.20	19.0	8.89	1.27	44x24
431	MO-021	24	21.20	17.00	0.65	2.20	19.0	13.97	1.27	44x34
432	MO-021	36	21.20	17.00	0.65	2.20	19.0	21.59	1.27	44x48
433	MO-022	20	23.20	19.00	0.65	2.20	21.0	11.43	1.27	48x28
434	MO-022	42	23.20	19.00	0.65	2.20	21.0	25.40	1.27	48x56
435	MO-023	36	28.20	24.00	0.65	2.20	26.0	21.59	1.27	58x48
436	MO-023	50	28.20	24.00	0.65	2.20	26.0	30.48	1.27	58x66

Figure 3 CFP land pattern dimensions

	Subject	Date
IPC-SM-782	CFP	8/93
Section		Revision
9.5		

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication ("F") and component placement equipment accuracy ("P") are assumed to be as given in the table. These numbers may be modified based on

user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



Figure 4 Tolerance and solder joint analysis



# Surface Mount Design and Land Pattern Standard

**1.0 INTRODUCTION** This section covers land patterns for components with J leads on two sides. Each subsection contains information in accordance with the following format:

- 1.0 Scope
- 2.0 Applicable Documents
- 3.0 General Component Description (Figure 1)
- 4.0 Component Dimensions (Figure 2)
- 5.0 Land Pattern Dimensions (Figure 3)
- 6.0 Tolerance and Solder Joint Analysis (Figure 4)

The following is the table of contents for this section:

Table of Contents					
Section	Component				
10.1	SOJ				

## 2.0 APPLICABLE DOCUMENTS

The following documents, of the issue in effect on the revision date of this section, form a part of this specification to the extent specified herein.

#### 2.1 Electronic Industries Association (EIA)<sup>1</sup>

JEDEC Publication 95 Registered and Standard Outlines for Solid State and Related Products: MO-077, issue ''C,'' dated 8/91 MO-065, issue ''A,'' dated 5/87 MO-063, issue ''A,'' dated 4/2/87 MO-061, issue ''C,'' date 8/91

**EIA-PDP-100** Registered and Standard Mechanical Outlines for Electronic Parts

**EIA-481-A** Taping of Surface Mount Components for Automatic Placement

**EIA-481-3** 32 mm, 44 mm, and 56 mm Embossed Carrier Taping of Surface Mount Components for Automated Handling

#### 2.2 Electronic Industries Association of Japan (EIAJ)

**EIAJ-ED-7406** General Rules for the Preparation of Outline Drawings of Integrated Circuits

#### 2.3 International Electrotechnical Commission (IEC)<sup>2</sup>

IEC 97 Grid Elements

	Components with J Leads on Two Sides
Revision	Subject
8/93	10.0
Date	Section

#### 3.0 General Information

**3.1 General Component Description** This section provides the component and land pattern dimensions for small outline integrated circuits with "J" leads (SOJ components). Basic construction of the SOJ device is also covered. At the end of the subsections are listings of the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

**3.2 Packaging** Components may be provided in tube or tape packaging. Tape is preferred for best handling and high volume applications. Bulk packaging is not acceptable because of lead coplanarity requirements required for placement and soldering. EIA-481 provides details on tape requirements.

- Application for copies should be addressed to Global Engineering Documents, 1990 M St. N.W., Washington, DC 20036.
- 2. Application for copies should be addressed to IEC, 3 rue de Varembe, PO Box 131 1211 Geneva 20, Switzerland

	Subject	Date
IPC-SM-782	Components with J Leads on Two Sides	8/93
Section		Revision
10.0		

Page Intentionally Left Blank



# Surface Mount Design and Land Pattern Standard

# 1.0 SCOPE

This subsection provides the component and land pattern dimensions for small outline integrated circuits with "J" leads (SOJ components). Basic construction of the SOJ device is also covered. At the end of this subsection is a listing of the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

## 2.0 APPLICABLE DOCUMENTS

See Section 10.0 for documents applicable to the subsections.

## 3.0 COMPONENT DESCRIPTIONS

The two-sided J lead family is a small outline family identified by the dimension of the body size in inches. For example, the SOJ/300 has a body size of 0.300 inches or 7.63 mm, the SOJ/350 has a body size of 0.350 inches or 8.88 mm, the SOJ/400 has a body size of 0.400 inches or 10.12 mm, and the SOJ/450 has a body size of 0.450 inches or 11.38 mm. Package lead counts range from 14 to 28 pins.

The small-outline "J" (SOJ) package has leads on two sides, similar to a DIP. The lead configuration, like the letter J, extends out the side of the package and bends under the package forming a J bend. The point of contact of the lead to the land



Figure 1 SOJ construction

Date	Section
5/96	10.1
Revision	Subject
А	SOJ

pattern is at the apex of the J bend and is the basis for the span of the land pattern.

The leads must be coplanar within 0.1 mm. That is, when the component is placed on a flat surface, no lead may be more than 0.1 mm off the flat surface.

The SOJ package takes advantage of chips having parallel address or data line layouts. For example, memory IC's are often used in multiples, and buss lines connect to the same pin on each chip. Memory chips in SOJ packages can be placed close to one another because of the parallel pin layout and the use of "J" leads. With high capacity memory systems, the space savings can be significant.

**3.1 Basic Construction** See Figure 1. Basic construction consists of a plastic body, and metallic "J" leads.

**3.1.1 Termination Materials** Leads must be soldercoated with a tin/lead alloy. The solder should contain between 58 to 68% lead. Solder may be applied to theleads by hot dipping or by plating from solution. Plated solder terminations should be subjected to post-plating reflow operation to fuse the solder. The tin/lead finishshould be at least 0I.0075 mm [0.0003 in] thick.

**3.1.2 Marking** The SOIC family of parts is generally marked with manufacturers part numbers, manufacturers name or symbol, and a pin 1 indicator. Some parts may have a pin 1 feature in the case shape instead of pin 1 marking. Additional markings may include date code/manufacturing lot and/or manufacturing location.

**3.1.3 Carrier Package Format** Components may be provided in tube or tape packaging. Tape is preferred for best handling and high volume applications. Bulk packaging is not acceptable because of lead coplanarity requirements required for placement and soldering. EIA-481 provides details on tape requirements.

**3.1.4 Process Considerations** J lead packages are normally processed using standard solder reflow processes. Parts should be capable of withstanding ten cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C.

	Subject	Date
IPC-SM-782	SOJ	5/96
Section		Revision
10.1		А

In this subsection, Figures 2a–2b provide the component dimensions for SOJ components. (Also see page 4.)



IPC-782-101-2a

Component Identifier (Pin Count)	L (mm)		S (mm)		W (mm)		T (mm)		B (mm)		H (mm)	P (mm)
	min	max	min	max	min	max	min	max	m in	max	max	basic
SOJ 14/300	8.38	8.76	4.38	5.06	0.38	0.51	1.60	2.00	9.65	9.96	3.75	1.27
SOJ 16/300	8.38	8.76	4.38	5.06	0.38	0.51	1.60	2.00	10.92	11.23	3.75	1.27
SOJ 18/300	8.38	8.76	4.38	5.06	0.38	0.51	1.60	2.00	12.19	12 .50	3.75	1.27
SOJ 20/300	8.38	8.76	4.38	5.06	0.38	0.51	1.60	2.00	13.46	13.77	3.75	1.27
SOJ 22/300	8.38	8.76	4.38	5.06	0.38	0.51	1.60	2.00	14.73	15.04	3.75	1.27
SOJ 24/300	8.38	8.76	4.38	5.06	0.38	0.51	1.60	2.00	16.00	16.31	3.75	1.27
SOJ 26/300	8.38	8.76	4.38	5.06	0.38	0.51	1.60	2.00	17.27	17.58	3.75	1.27
SOJ 28/300	8.38	8.76	4.38	5.06	0.38	0.51	1.60	2.00	18.54	18.85	3.75	1.27
SOJ 14/350	9.65	10.03	5.65	6.33	0.38	0.51	1.60	2.00	9.65	9.96	3.75	1.27
SOJ 16/350	9.65	10.03	5.65	6.33	0.38	0.51	1.60	2.00	10.92	11.23	3.75	1.27
SOJ 18/350	9.65	10.03	5.65	6.33	0.38	0.51	1.60	2.00	12.19	12.50	3.75	1.27
SOJ 20/350	9.65	10.03	5.65	6.33	0.38	0.51	1.60	2.00	13.46	13.77	3.75	1.27
SOJ 22/350	9.65	10.03	5.65	6.33	0.38	0.51	1.60	2.00	14.73	15.04	3.75	1.27
SOJ 24/350	9.65	10.03	5.65	6.33	0.38	0.51	1.60	2.00	16.00	16.31	3.75	1.27
SOJ 26/350	9.65	10.03	5.65	6.33	0.38	0.51	1.60	2.00	17.27	17.58	3.75	1.27
SOJ 28/350	9.65	10.03	5.65	6.33	0.38	0.51	1.60	2.00	18.54	18.85	3.75	1.27

Figure 2a SOJ component dimensions
	Subject	Date
IPC-SM-782	SOJ	5/96
Section		Revision
10.1		Α

## 5.0 LAND PATTERN DIMENSIONS

In this subsection, Figures 3a–3b provide the land pattern dimensions for SOJ components. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns. (Also see page 5.)

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 6.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.

$\begin{array}{c} & & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & & \\ & & & \\ & & & & & \\ & & & & \\ & & & & \\ & & & & & \\ & & & & \\ & & & & \\ & &$									
	Component				Y (mm)	C (mm)	D (mm)	E (mm)	Placement Grid
RLP No.	(Pin Count)	Z (mm)	G (mm)	X (mm)	ref	ref	basic	basic	Elements)
480A	SOJ 14/300	9.40	5.00	0.60	2.20	7.20	7.62	1.27	20x22
481A	SOJ 16/300	9.40	5.00	0.60	2.20	7.20	8.89	1.27	20x24
482A	SOJ 18/300	9.40	5.00	0.60	2.20	7.20	10.16	1.27	20x26
483A	SOJ 20/300	9.40	5.00	0.60	2.20	7.20	11.43	1.27	20x28
484A	SOJ 22/300	9.40	5.00	0.60	2.20	7.20	12.70	1.27	20x32
485A	SOJ 24/300	9.40	5.00	0.60	2.20	7.20	13.97	1.27	20x34
486A	SOJ 26/300	9.40	5.00	0.60	2.20	7.20	15.24	1.27	20x36
487A	SOJ 28/300	9.40	5.00	0.60	2.20	7.20	16.51	1.27	20x38
		1	1	1	1				r
490A	SOJ 14/350	10.60	6.20	0.60	2.20	8.40	7.62	1.27	24x22
491A	SOJ 16/350	10.60	6.20	0.60	2.20	8.40	8.89	1.27	24x24
492A	SOJ 18/350	10.60	6.20	0.60	2.20	8.40	10.16	1.27	24x26
493A	SOJ 20/350	10.60	6.20	0.60	2.20	8.40	11.43	1.27	24x28
494A	SOJ 22/350	10.60	6.20	0.60	2.20	8.40	12.70	1.27	24x32
495A	SOJ 24/350	10.60	6.20	0.60	2.20	8.40	13.97	1.27	24x34
496A	SOJ 26/350	10.60	6.20	0.60	2.20	8.40	15.24	1.27	24x36
497A	SOJ 28/350	10. 60	6.20	0.60	2.20	8.40	16.51	1.27	24x38

Figure 3a SOJ land pattern dimensions



IPC-782-10-1-2b

Component	L (r	nm)	S (r	nm)	W (I	mm)	T (r	nm)	B (r	nm)	H (mm)	P (mm)
(Pin Count)	min	max	min	max	min	max	min	max	min	max	max	basic
SOJ 14/400	10.92	11.30	6.92	7.60	0.38	0.51	1.60	2.00	9.65	9.96	3.75	1.27
SOJ 16/400	10.92	11.30	6.92	7.60	0.38	0.51	1.60	2.00	10.92	11.23	3.75	1.27
SOJ 18/400	10.92	11.30	6.92	7.60	0.38	0.51	1.60	2.00	12.19	12.50	3.75	1.27
SOJ 20/400	10.92	11.30	6.92	7.60	0.38	0.51	1.60	2.00	13.46	13.77	3.75	1.27
SOJ 22/400	10.92	11.30	6.92	7.60	0.38	0.51	1.60	2.00	14.73	15.04	3.75	1.27
SOJ 24/400	10.92	11.30	6.92	7.60	0.38	0.51	1.60	2.00	16.00	16.31	3.75	1.27
SOJ 26/400	10.92	11.30	6.92	7.60	0.38	0.51	1.60	2.00	17.27	17.58	3.75	1.27
SOJ 28/400	10.92	11.30	6.92	7.60	0.38	0.51	1.60	2.00	18.54	18.85	3.75	1.27
SOJ 14/450	12.19	12.57	8.19	8.87	0.38	0.51	1.60	2.00	9.65	9.96	3.75	1.27
SOJ 16/450	12.19	12.57	8.19	8.87	0.38	0.51	1.60	2.00	10.92	11.23	3.75	1.27
SOJ 18/450	12.19	12.57	8.19	8.87	0.38	0.51	1.60	2.00	12.19	12.50	3.75	1.27
SOJ 20/450	12.19	12.57	8.19	8.87	0.38	0.51	1.60	2.00	13.46	13.77	3.75	1.27
SOJ 22/450	12.19	12.57	8.19	8.87	0.38	0.51	1.60	2.00	14.73	15.04	3.75	1.27
SOJ 24/450	12.19	12.57	8.19	8.87	0.38	0.51	1.60	2.00	16.00	16.31	3.75	1.27
SOJ 26/450	12.19	12.57	8.19	8.87	0.38	0.51	1.60	2.00	17.27	17.58	3.75	1.27
SOJ 28/450	12.19	12.57	8.19	8.87	0.38	0.51	1.60	2.00	18.54	18.85	3.75	1.27

Figure 2b SOJ component dimensions

	Subject	Date
IPC-SM-782	SOJ	5/96
Section		Revision
10.1		Α



Figure 3b SOJ land pattern dimensions

	Subject	Date
IPC-SM-782	SOJ	5/96
Section		Revision
10.1		Α

## 6.0 TOLERANCE AND SOLDER JOINT ANALYSIS

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication ("F") and component placement equipment accuracy ("P") are assumed to be as given in the table. These numbers may be modified based on user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



	Toler	ance	Solder Joint								
	Assumptions (mm)		Heel (mm)			Toe (mm)			Side (mm)		
RLP No.	F	Р	Cs	J <sub>H</sub> min	J <sub>H</sub> max	CL	J <sub>T</sub> min	J <sub>T</sub> max	Cw	J <sub>s</sub> min	J <sub>s</sub> max
480-487A	0.10	0.10	0.38	0.31	0.51	0.68	-0.32	0.03	0.13	-0.01	0.11
490-497A	0.10	0.10	0.38	0.27	0.48	0.68	-0.28	0.07	0.13	-0.01	0.11
500-507A	0.10	0.10	0.38	0.24	0.44	0.68	-0.27	0.10	0.13	-0.01	0.11
510-517A	0.10	0.10	0.38	0.30	0.51	0.68	-0.31	0.04	0.13	-0.01	0.11

Figure 4 Tolerance and solder joint analysis



IPC-SM-782

## Surface Mount Design and Land Pattern Standard

### **1.0 INTRODUCTION**

This section covers land patterns for components with gullwing leads on four sides. Each subsection contains information in accordance with the following format:

- 1.0 Scope
- 2.0 Applicable Documents
- 3.0 General Component Description (Figure 1)
- 4.0 Component Dimensions (Figure 2)
- 5.0 Land Pattern Dimensions (Figure 3)
- 6.0 Tolerance and Solder Joint Analysis (Figure 4)

The following is the table of contents for this section:

#### 2.0 APPLICABLE DOCUMENTS

The following documents, of the issue in effect on the revision date of this section, form a part of this specification to the extent specified herein.

#### 2.1 Electronic Industries Association (EIA)<sup>1</sup>

**EIA-481-A** Taping of Surface Mount Components for Automatic Placement

**EIA-481-3** 32 mm, 44 mm, and 56 mm Embossed Carrier Taping of Surface Mount Components for Automated Handling

JEDEC Publication 95 Registered and Standard Outlines for Solid State and Related Products: MO 108, issue "A," dated 10/90 MO 112, issue "A," dated 8/90 MO 136, issue "A," dated 8/92, now MS-026 MO 143, issue "A," dated 3/93, now MS-029

#### 2.2 Electronic Industries Association of Japan (EIAJ)

**EIAJ-ED-7404** General Rules for the Preparation of Outline Drawings of Integrated Circuits

#### 2.3 International Electrotechnical Commission (IEC)<sup>2</sup>

IEC 97 Grid Elements

#### 3.0 General Information

**3.1 General Component Description** The four-sided gull wing family is characterized by gull wing leads on four sides of a square or rectangular package. The family includes both molded plastic and ceramic case styles. The acronyms PQFP, Plastic Quad Flat Pack and CQFP, Ceramic Quad Flat Pack, are also used to describe the family.

Date	Section
8/93	11.0
Revision	Subject
	Components with Gullwing Leads on Four Sides

There are several lead pitches within the family from 1.0 mm to 0.30 mm. High lead-count packages are available in this family that accommodate complex, high lead-count chips.

**3.2 Marking** The PFQP and CQFP families of parts are generally marked with manufacturers part numbers, manufacturers name or symbol, and a pin 1 indicator. Some parts may have a pin 1 feature in the case shape instead of pin 1 marking. Additional markings may include date code/manufacturing lot and/or manufacturing location.

**3.3 Carrier Package Format** Components may be provided in tube but packaging tray carriers are preferred for best handling and high volume applications. Bulk packaging is not acceptable because of lead coplanarity required for placement and soldering.

**3.3 Process Considerations** PQFP and CQFP packages are normally processed by solder reflow operations.

High lead-count fine pitch parts may require special processing outside the normal pick/place and reflow manufacturing operations.

Separate pick/place, excise, and reflow processes are sometimes used as an alternate to normal SMT processes.

- Application for copies should be addressed to Global Engineering Documents, 1990 M St. N.W., Washington, DC 20036.
- 2. Application for copies should be addressed to IEC, 3 rue de Varembe, PO Box 131 1211 Geneva 20, Switzerland

	Subject	Date
IPC-SM-782	Components with Gullwing Leads on Four Sides	8/93
Section		Revision
11.0		

Page Intentionally Left Blank



IPC-SM-782

## Surface Mount Design and Land Pattern Standard

## 1.0 SCOPE

This subsection provides the component and land pattern dimensions for PQFP (Plastic Quad Flat Pack) components. Basic construction of the PQFP device is also covered. At the end of this subsection is a listing of the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

#### 2.0 APPLICABLE DOCUMENTS

See Section 11.0 and the following for documents applicable to the subsections.

#### **Electronic Industries Association (EIA)**

JEDEC Publication 95 Registered and Standard Outlines for Solid State and Related Products, "Low Profile Plastic Quad Flat Pack Family 0.025 Lead Spacing (Gullwing), Outline MO-086, issue "B," dated 6/90

Application for copies should be addressed to:

Global Engineering Documents 1990 M Street N.W. Washington, DC

#### 3.0 COMPONENT DESCRIPTIONS

Flatpacks are widely used in a variety of applications for commercial, industrial, or military electronics.

Date	Section
5/96	11.1
Revision	Subject
А	PQFP

**3.1 Basic Construction** See Figure 1. PQFPs have leads on a 0.635 mm pitch.

**3.1.1 Termination Materials** Leads must be soldercoated with a tin/lead alloy. The solder should contain between 58 to 68% tin. Solder may be applied to the leads by hot dipping or by plating from solution. Plated solder terminations should be subjected to post-plating reflow operation to fuse the solder. The tin/lead finish should be at least 0.0075 mm [0.0003 in] thick.

**3.1.2 Marking** All parts shall be marked with a part number and an index area. The index area shall identify the location of pin 1.

**3.1.3 Carrier Package Format** The carrier package format for PFQPs is the tube format; however, packaging trays provide the best handling capability.

**3.1.4 Process Considerations** PQFPs are usually processed using standard solder reflow processes. Parts should be capable of withstanding ten cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C.



Figure 1 PQFP construction

	Subject	Date
IPC-SM-782	PQFP	5/96
Section		Revision
11.1		А

## 4.0 COMPONENT DIMENSIONS

Figure 2 provides the component dimensions for PQFP components.



Figure 2 PQFP dimensions

37.35

41.65

37.85

42.15

35.35

39.65

35.96

40.26

0.20

0.20

0.30

0.30

0.75

0.75

1.00

1.00

34.40

45.40

0.635

0.635

4.57

4.57

34.40

45.40

**PQFP 196** 

PQFP 244

	Subject	Date
IPC-SM-782	PQFP	5/96
Section		Revision
11.1		Α

## 5.0 LAND PATTERN DIMENSIONS

Figure 3 provides the land pattern dimensions for PQFP components. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 4.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



Figure 3

	Subject	Date
IPC-SM-782	PQFP	5/96
Section		Revision
11.1		Α

## 6.0 TOLERANCE AND SOLDER JOINT ANALYSIS

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication (''F'') and component placement equipment accuracy (''P'') are assumed to be as given in the table. These numbers may be modified based on

user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



	Accourt	nntione											
	(m	m)	Toe (mm)				Heel (mm)		Side (mm)				
RLP No.	F	Р	CL	J <sub>T</sub> min	J <sub>T</sub> max	Cs	J <sub>H</sub> min	J <sub>H</sub> max	C <sub>W</sub>	J <sub>s</sub> min	J <sub>s</sub> max		
530A	0.10	0.10	0.50	0.27	0.53	0.61	0.27	0.58	0.10	-0.01	0.08		
531A	0.10	0.10	0.50	0.29	0.55	0.61	0.24	0.56	0.10	-0.01	0.08		
532A	0.10	0.10	0.50	0.24	0.50	0.61	0.29	0.61	0.10	-0.01	0.08		
533A	0.10	0.10	0.50	0.32	0.58	0.61	0.22	0.53	0.10	-0.01	0.08		
534A	0.10	0.10	0.50	0.27	0.53	0.61	0.27	0.58	0.10	-0.01	0.08		
535A	0.10	0.10	0.50	0.32	0.57	0.61	0.22	0.53	0.10	-0.01	0.08		

Figure 4 Tolerance and solder joint analysis



IPC-SM-782

# Surface Mount Design and Land Pattern Standard

## 1.0 SCOPE

This subsection provides the component and land pattern dimensions for square SQFP (Shrink Quad Flat Pack) and QFP (metric plastic quad flat pack) components. Basic construction of the SQFP device is also covered. At the end of this subsection is a listing of the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

#### 2.0 APPLICABLE DOCUMENTS

See Section 11.0 and the following for documents applicable to this subsection.

#### 2.1 Electronic Industries Association (EIA)

**JEDEC Publication 95** Registered and Standard Outlines for Solid State and Related Products, ''Metric Quad Flat Pack Family 3.2 mm Footprint,'' Outline MO-108, issue ''A,'' dated 10/90

Application for copies should be addressed to: Global Engineering Documents 1990 M Street N.W. Washington, DC

### 2.2 Electronic Industries Association of Japan (EIAJ)

EIAJ-ED-7404-1 General Rules for the Preparation of Outline



Figure 1 SQFP & QFP (Square)

Date	Section
5/96	11.2
Revision	Subject
А	SQFP/QFP (Square)

Drawings of Integrated Circuits Fine Pitch Quad Flat Packages (dated January 26, 1989)

#### 3.0 COMPONENT DESCRIPTIONS

Flatpacks are widely used in a variety of applications for commercial, industrial, or military electronics.

#### **3.1 Basic Construction** See Figure 1.

The shrink quad flat pack has been developed for applications requiring low height and high density. The SQFP, along with the TSOP components, are frequently used in memory card applications. The square SQFP family comes in 13 standard sizes, each of which sizes can come in either a 0.5, 0.4, or 0.3 mm pitch. There are therefore 39 configurations for square SQFPs.

Two different pin counts are allowed for each package and the component will still meet the standard (e.g., a 5x5 package with a 0.3 mm pitch can have either 56 or 48 pins, and still meet EIAJ-7404-1).

QFPs are also square and come in larger pitches. Wherever applicable, the body sizes of the components identified in Figures 2 and 3 show the relationships and pin numbers for SQFPs and QFPs that have the same body size.

**3.1.1 Termination Materials** Leads must be soldercoated with a tin/lead alloy. The solder should contain between 58 to 68% tin. Solder may be applied to the leads by hot dipping or by plating from solution. Plated solder terminations should be subjected to post-plating reflow operation to fuse the solder. The tin/lead finish should be at least 0.0075 mm [0.0003 in] thick.

**3.1.2 Marking** All parts shall be marked with a part number and an index area. The index area shall identify the location of pin 1.

**3.1.3 Carrier Package Format** The carrier package format for flatpacks may be tube format; but, in most instances, flatpacks are delivered in a carrier tray.

**3.1.4 Process Considerations** SQFPs and QFPs are usually processed using standard solder reflow processes. Parts should be capable of withstanding ten cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure and 215°C.

	Subject	Date
IPC-SM-782	SQFP/QFP (Square)	5/96
Section		Revision
11.2		А

## 4.0 COMPONENT DIMENSIONS

In this subsection, Figures 2a–2d provide the component dimensions for SQFP (Square) components. (Also see pages 4, 6 and 8.)



Component	L (r	nm)	<b>S</b> (r	nm)	W (I	mm)	T (r	nm)	A (mm)	B (mm)	P (mm)	H (mm)
Identifier	min	max	min	max	min	max	min	max	ref	ref	basic	max
SQFP 5X5-24	6.80	7.20	5.20	5.89	0.10	0.30	0.40	0.80	5.00	5.00	0.50	1.70
SQFP 5X5-32	6.80	7.20	5.20	5.89	0.10	0.30	0.40	0.80	5.00	5.00	0.50	1.70
SQFP 5X5-32-F	6.80	7.20	5.20	5.89	0.05	0.22	0.40	0.80	5.00	5.00	0.40	1.70
SQFP 5X5-40	6.80	7.20	5.20	5.89	0.05	0.22	0.40	0.80	5.00	5.00	0.40	1.70
SQFP 5X5-48	6.80	7.20	5.20	5.89	0.05	0.15	0.40	0.80	5.00	5.00	0.30	1.70
SQFP 5X5-56	6.80	7.20	5.20	5.89	0.05	0.15	0.40	0.80	5.00	5.00	0.30	1.70
SQFP 6X6-32	7.80	8.20	6.20	6.89	0.10	0.30	0.40	0.80	6.00	6.00	0.50	1.70
SQFP 6X6-40	7.80	8.20	6.20	6.89	0.10	0.30	0.40	0.80	6.00	6.00	0.50	1.70
SQFP 6X6-40-F	7.80	8.20	6.20	6.89	0.05	0.22	0.40	0.80	6.00	6.00	0.40	1.70
SQFP 6X6-48	7.80	8.20	6.20	6.89	0.05	0.22	0.40	0.80	6.00	6.00	0.40	1.70
SQFP 6X6-56	7.80	8.20	6.20	6.89	0.05	0.15	0.40	0.80	6.00	6.00	0.30	1.70
SQFP 6X6-64	7.80	8.20	6.20	6.89	0.05	0.15	0.40	0.80	6.00	6.00	0.30	1.70
SQFP 7X7-40	8.80	9.20	7.20	7.89	0.10	0.30	0.40	0.80	7.00	7.00	0.50	1.70
SQFP 7X7-48	8.80	9.20	7.20	7.89	0.10	0.30	0.40	0.80	7.00	7.00	0.50	1.70
SQFP 7X7-56	8.80	9.20	7.20	7.89	0.05	0.22	0.40	0.80	7.00	7.00	0.40	1.70
SQFP 7X7-64	8.80	9.20	7.20	7.89	0.05	0.22	0.40	0.80	7.00	7.00	0.40	1.70
SQFP 7X7-72	8.80	9.20	7.20	7.89	0.05	0.15	0.40	0.80	7.00	7.00	0.30	1.70
SQFP 7X7-80	8.80	9.20	7.20	7.89	0.05	0.15	0.40	0.80	7.00	7.00	0.30	1.70

Figure 2a SQFP (Square) component dimensions

	Subject	Date
IPC-SM-782	SQFP/QFP (Square)	5/96
Section		Revision
11.2		Α

## 5.0 LAND PATTERN DIMENSIONS

In this subsection, Figures 3a–3d provide the land pattern dimensions for SQFP (Square) components. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns. (Also see pages 5, 7, and 9.)

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 10.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.

	$ \begin{array}{c} & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & $										
					V (mm)	C (mm)	D (mm)	F (mm)	IPC-782-11-2-3a Placement Grid		
RLP No.	Component Identifier	Z (mm)	G (mm)	X (mm)	ref	ref	ref	ref	(No. of Grid Elements)		
550A	SQFP 5x5-24	7.80	4.60	0.30	1.60	6.20	2.50	0.50	18x18		
551A	SQFP 5x5-32	7.80	4.60	0.30	1.60	6.20	3.50	0.50	18x18		
552A	SQFP 5x5-32-F	7.80	4.60	0.25	1.60	6.20	2.80	0.40	18x18		
553A	SQFP 5x5-40	7.80	4.60	0.25	1.60	6.20	3.60	0.40	18x18		
554A	SQFP 5x5-48	7.80	4.60	0.17	1.60	6.20	3.30	0.30	18x18		
555A	SQFP 5x5-56	7.80	4.60	0.17	1.60	6.20	3.90	0.30	18x18		
556A	SQFP 6x6-32	8.80	5.60	0.30	1.60	7.20	3.50	0.50	20x20		
557A	SQFP 6x6-40	8.80	5.60	0.30	1.60	7.20	4.50	0.50	20x20		
558A	SQFP 6x6-40-F	8.80	5.60	0.25	1.60	7.20	3.60	0.40	20x20		
559A	SQFP 6x6-48	8.80	5.60	0.25	1.60	7.20	4.40	0.40	20x20		
560A	SQFP 6x6-56	8.80	5.60	0.17	1.60	7.20	3.90	0.30	20x20		
561A	SQFP 6x6-64	8.80	5.60	0.17	1.60	7.20	4.50	0.30	20x20		
562A	SQFP 7x7-40	9.80	6.60	0.30	1.60	8.20	4.50	0.50	22x22		
563A	SQFP 7x7-48	9.80	6.60	0.30	1.60	8.20	5.50	0.50	22x22		
564A	SQFP 7x7-56	9.80	6.60	0.25	1.60	8.20	5.20	0.40	22x22		
565A	SQFP 7x7-64	9.80	6.60	0.25	1.60	8.20	6.00	0.40	22x22		
566A	SQFP 7x7-72	9.80	6.60	0.17	1.60	8.20	5.10	0.30	22x22		
567A	SQFP 7x7-80	9.80	6.60	0.17	1.60	8.20	5.70	0.30	22x22		

Figure 3a SQFP (Square) land pattern dimensions

	Subject	Date
IPC-SM-782	SQFP/QFP (Square)	5/96
Section		Revision
11.2		A



IPC-782-11-2-2b

Т

0~ 10°

Component	L (r	nm)	S (r	nm)	W (I	mm)	T (r	nm)	A (mm)	B (mm)	P (mm)	H (mm)
Identifier	min	max	min	max	min	max	min	max	ref	ref	basic	max
QFP 10x10-44	12.95	13.45	11.05	11.71	0.30	0.45	0.65	0.95	10.00	10.00	0.80	2.45
QFP 10x10-52	12.95	13.45	11.05	11.71	0.22	0.38	0.65	0.95	10.00	10.00	0.65	2.45
SQFP 10x10-64	11.80	12.20	10.20	10.89	0.10	0.30	0.40	0.80	10.00	10.00	0.50	2.20
SQFP 10x10-72	11.80	12.20	10.20	10.89	0.10	0.30	0.40	0.80	10.00	10.00	0.50	2.20
SQFP 10x10-80	11.80	12.20	10.20	10.89	0.05	0.22	0.40	0.80	10.00	10.00	0.40	2.20
SQFP 10x10-88	11.80	12.20	10.20	10.89	0.05	0.22	0.40	0.80	10.00	10.00	0.40	2.20
SQFP 10x10-112	11.80	12.20	10.20	10.89	0.05	0.15	0.40	0.80	10.00	10.00	0.30	2.20
SQFP 10x10-120	11.80	12.20	10.20	10.89	0.05	0.15	0.40	0.80	10.00	10.00	0.30	2.20
QFP 12x12-48	15.00	15.50	13.05	13.71	0.30	0.45	0.65	0.95	12.00	12.00	0.80	2.45
QFP 12x12-64	15.00	15.50	13.05	13.71	0.22	0.38	0.65	0.95	12.00	12.00	0.65	2.45
SQFP 12x12-80	13.80	14.20	12.20	12.89	0.10	0.30	0.40	0.80	12.00	12.00	0.50	2.20
SQFP 12x12-88	13.80	14.20	12.20	12.89	0.10	0.30	0.40	0.80	12.00	12.00	0.50	2.20
SQFP 12x12-100	13.80	14.20	12.20	12.89	0.05	0.22	0.40	0.80	12.00	12.00	0.40	2.20
SQFP 12x12-108	13.80	14.20	12.20	12.89	0.05	0.22	0.40	0.80	12.00	12.00	0.40	2.20
SQFP 12x12-136	13.80	14.20	12.20	12.89	0.05	0.15	0.40	0.80	12.00	12.00	0.30	2.20
SQFP 12x12-144	13.80	14.20	12.20	12.89	0.05	0.15	0.40	0.80	12.00	12.00	0.30	2.20
QFP 14x14-64	16.95	17.45	15.05	15.71	0.30	0.45	0.65	0.95	14.00	14.00	0.80	2.45
QFP 14x14-80	16.95	17.45	15.05	15.71	0.22	0.38	0.65	0.95	14.00	14.00	0.65	2.45
SQFP 14x14-100	15.80	16.20	14.20	14.89	0.10	0.30	0.40	0.80	14.00	14.00	0.50	2.20
SQFP 14x14-108	15.80	16.20	14.20	14.89	0.10	0.30	0.40	0.80	14.00	14.00	0.50	2.20
SQFP 14x14-120	15.80	16.20	14.20	14.89	0.05	0.22	0.40	0.80	14.00	14.00	0.40	2.20
SQFP 14x14-128	15.80	16.20	14.20	14.89	0.05	0.22	0.40	0.80	14.00	14.00	0.40	2.20
SQFP 14x14-168	15.80	16.20	14.20	14.89	0.05	0.15	0.40	0.80	14.00	14.00	0.30	2.20
SQFP 14x14-176	15.80	16.20	14.20	14.89	0.05	0.15	0.40	0.80	14.00	14.00	0.30	2.20

Figure 2b SQFP/QFP (square) component dimensions



Figure 3b SQFP/QFP (square) land pattern dimensions

	Subject	Date
IPC-SM-782	SQFP/QFP (Square)	5/96
Section		Revision
11.2		A



IPC-782-11-2-2b

Component	L (mm)		S (r	S (mm)		W (mm)		T (mm)		B (mm)	P (mm)	H (mm)
Identifier	min	max	min	max	min	max	min	max	ref	ref	basic	max
SQFP 20x20-144	21.80	22.20	20.20	20.89	0.10	0.30	0.40	0.80	20.00	20.00	0.50	2.70
SQFP 20x20-152	21.80	22.20	20.20	20.89	0.10	0.30	0.40	0.80	20.00	20.00	0.50	2.70
SQFP 20x20-184	21.80	22.20	20.20	20.89	0.05	0.22	0.40	0.80	20.00	20.00	0.40	2.70
SQFP 20x20-192	21.80	22.20	20.20	20.89	0.05	0.22	0.40	0.80	20.00	20.00	0.40	2.70
SQFP 20x20-248	21.80	22.20	20.20	20.89	0.05	0.15	0.40	0.80	20.00	20.00	0.30	2.70
SQFP 20x20-256	21.80	22.20	20.20	20.89	0.05	0.15	0.40	0.80	20.00	20.00	0.30	2.70
SQFP 24x24-176	25.80	26.20	24.20	24.89	0.10	0.30	0.40	0.80	24.00	24.00	0.50	3.20
SQFP 24x24-184	25.80	26.20	24.20	24.89	0.10	0.30	0.40	0.80	24.00	24.00	0.50	3.20
SQFP 24x24-224	25.80	26.20	24.20	24.89	0.05	0.22	0.40	0.80	24.00	24.00	0.40	3.20
SQFP 24x24-232	25.80	26.20	24.20	24.89	0.05	0.22	0.40	0.80	24.00	24.00	0.40	3.20
SQFP 24x24-296	25.80	26.20	24.20	24.89	0.05	0.15	0.40	0.80	24.00	24.00	0.30	3.20
SQFP 24x24-304	25.80	26.20	24.20	24.89	0.05	0.15	0.40	0.80	24.00	24.00	0.30	3.20
QFP 28x28-120	30.95	31.45	29.05	29.71	0.30	0.45	0.65	0.95	28.00	28.00	0.80	3.75
QFP 28x28-128	30.95	31.45	29.05	29.71	0.30	0.45	0.65	0.95	28.00	28.00	0.80	3.75
QFP 28x28-144	30.95	31.45	29.05	29.71	0.22	0.38	0.65	0.95	28.00	28.00	0.65	3.75
QFP 28x28-160	30.95	31.45	29.05	29.71	0.22	0.38	0.65	0.95	28.00	28.00	0.65	3.75
SQFP 28x28-208	29.80	30.60	28.20	28.89	0.10	0.30	0.40	0.80	28.00	28.00	0.50	3.75
SQFP 28x28-216	29.80	30.60	28.20	28.89	0.10	0.30	0.40	0.80	28.00	28.00	0.50	3.75
SQFP 28x28-264	29.80	30.60	28.20	28.89	0.05	0.22	0.40	0.80	28.00	28.00	0.40	3.75
SQFP 28x28-272	29.80	30.60	28.20	28.89	0.05	0.22	0.40	0.80	28.00	28.00	0.40	3.75
SQFP 28x28-352	29.80	30.60	28.20	28.89	0.05	0.15	0.40	0.80	28.00	28.00	0.30	3.75
SQFP 28x28-360	29.80	30.60	28.20	28.89	0.05	0.15	0.40	0.80	28.00	28.00	0.30	3.75

Figure 2c SQFP/QFP (square) component dimensions

	Subject	Date
IPC-SM-782	SQFP/QFP (Square)	5/96
Section		Revision
11.2		Α



IPC-782-11-2-3c

					Y (mm)	C (mm)	D (mm)	E (mm)	Placement Grid
RLP No.	Component Identifier	Z (mm)	G (mm)	X (mm)	ref	ref	ref	ref	Elements)
600A	SQFP 20x20-144	22.80	19.60	0.30	1.60	21.20	17.50	0.50	48x48
601A	SQFP 20x20-152	22.80	19.60	0.30	1.60	21.20	18.50	0.50	48x48
602A	SQFP 20x20-184	22.80	19.60	025	1.60	21.20	18.00	0.40	48x48
603A	SQFP 20x20-192	22.80	19.60	0.25	1.60	21.20	18.80	0.40	48x48
604A	SQFP 20x20-248	22.80	19.60	0.17	1.60	21.20	18.30	0.30	48x48
605A	SQFP 20x20-256	22.80	19.60	0.17	1.60	21.20	18.90	0.30	48x48
609A	SQFP 24x24-176	26.80	23.60	0.30	1.60	25.20	21.50	0.50	56x56
610A	SQFP 24x24-184	26.80	23.60	0.30	1.60	25.20	22.50	0.50	56x56
611A	SQFP 24x24-224	26.80	23.60	0.25	1.60	25.20	22.00	0.40	56x56
612A	SQFP 24x24-232	26.80	23.60	0.25	1.60	25.20	22.80	0.40	56x56
613A	SQFP 24x24-296	26.80	23.60	0.17	1.60	25.20	21.90	0.30	56x56
614A	SQFP 24x24-304	26.80	23.60	0.17	1.60	25.20	22.50	0.30	56x56
618A	QFP 28x28-120	31.80	28.20	0.50	1.80	30.00	23.20	0.80	66x66
619A	QFP 28x28-128	31.80	28.20	0.50	1.80	30.00	24.80	0.80	66x66
620A	QFP 28x28-144	31.80	28.20	0.40	1.80	30.00	22.75	0.65	66x66
621A	QFP 28x28-160	31.80	28.20	0.40	1.80	30.00	25.35	0.65	66x66
622A	SQFP 28x28-208	30.80	27.60	0.30	1.60	29.20	25.50	0.50	64x64
623A	SQFP 28x28-216	30.80	27.60	0.30	1.60	29.20	26.50	0.50	64x64
624A	SQFP 28x28-264	30.80	27.60	0.25	1.60	29.20	26.00	0.40	64x64
625A	SQFP 28x28-272	30.80	27.60	0.25	1.60	29.20	26.80	0.40	64x64
626A	SQFP 28x28-352	30.80	27.60	0.17	1.60	29.20	26.10	0.30	64x64
627A	SQFP 28x28-360	30.80	27.60	0.17	1.60	29.20	26.70	0.30	64x64

Figure 3c SQFP/QFP (square) land pattern dimensions





IPC-782-11-2-2d

Component	L (r	nm)	S (r	nm)	W (I	mm)	T (r	nm)	A (mm)	B (mm)	P (mm)	H (mm)
Identifier	min	max	min	max	min	max	min	max	ref	ref	basic	max
QFP 32x32-184	34.95	35.45	33.05	33.71	0.22	0.38	0.65	0.95	32.00	32.00	0.65	4.20
SQFP 32x32-240	33.80	34.20	32.20	32.89	0.10	0.30	0.40	0.80	32.00	32.00	0.50	4.20
SQFP 32x32-248	33.80	34.20	32.20	32.89	0.10	0.30	0.40	0.80	32.00	32.00	0.50	4.20
SQFP 32x32-304	33.80	34.20	32.20	32.89	0.05	0.22	0.40	0.80	32.00	32.00	0.40	4.20
SQFP 32x32-312	33.80	34.20	32.20	32.89	0.05	0.22	0.40	0.80	32.00	32.00	0.40	4.20
SQFP 32x32-400	33.80	34.20	32.20	32.89	0.05	0.15	0.40	0.80	32.00	32.00	0.30	4.20
SQFP 32x32-408	33.80	34.20	32.20	32.89	0.05	0.15	0.40	0.80	32.00	32.00	0.30	4.20
SQFP 36x36-272	37.80	38.20	36.20	36.89	0.10	0.30	0.40	0.80	36.00	36.00	0.50	4.20
SQFP 36x36-280	37.80	38.20	36.20	36.89	0.10	0.30	0.40	0.80	36.00	36.00	0.50	4.20
SQFP 36x36-344	37.80	38.20	36.20	36.89	0.05	0.22	0.40	0.80	36.00	36.00	0.40	4.20
SQFP 36x36-352	37.80	38.20	36.20	36.89	0.05	0.22	0.40	0.80	36.00	36.00	0.40	4.20
SQFP 36x36-456	37.80	38.20	36.20	36.89	0.05	0.15	0.40	0.80	36.00	36.00	0.30	4.20
SQFP 36x36-464	37.80	38.20	36.20	36.89	0.05	0.15	0.40	0.80	36.00	36.00	0.30	4.20
QFP 40x40-232	42.95	43.45	41.05	41.71	0.22	0.38	0.65	0.95	40.00	40.00	0.65	4.20
SQFP 40x40-304	41.80	42.20	40.20	40.89	0.10	0.30	0.40	0.80	40.00	40.00	0.50	4.20
SQFP 40x40-312	41.80	42.20	40.20	40.89	0.10	0.30	0.40	0.80	40.00	40.00	0.50	4.20
SQFP 40x40-384	41.80	42.20	40.20	40.89	0.05	0.22	0.40	0.80	40.00	40.00	0.40	4.20
SQFP 40x40-392	41.80	42.20	40.20	40.89	0.05	0.22	0.40	0.80	40.00	40.00	0.40	4.20
SQFP 40x40-512	41.80	42.20	40.20	40.89	0.05	0.15	0.40	0.80	40.00	40.00	0.30	4.20
SQFP 40x40-520	41.80	42.20	40.20	40.89	0.05	0.15	0.40	0.80	40.00	40.00	0.30	4.20
SQFP 44x44-336	45.80	46.20	44.20	44.89	0.10	0.30	0.40	0.80	44.00	44.00	0.50	4.20
SQFP 44x44-344	45.80	46.20	44.20	44.89	0.10	0.30	0.40	0.80	44.00	44.00	0.50	4.20
SQFP 44x44-424	45.80	46.20	44.20	44.89	0.05	0.22	0.40	0.80	44.00	44.00	0.40	4.20
SQFP 44x44-432	45.80	46.20	44.20	44.89	0.05	0.22	0.40	0.80	44.00	44.00	0.40	4.20
SQFP 44x44-568	45.80	46.20	44.20	44.89	0.05	0.15	0.40	0.80	44.00	44.00	0.30	4.20
SQFP 44x44- 576	45.80	46.20	44.20	44.89	0.05	0.15	0.40	0.80	44.00	44.00	0.30	4.20

Figure 2d SQFP/QFP (square) component dimensions

	Full radius optional														
Grid placement courtyard															
	Component Identifier	7 (mm)	G (mm)	X (mm)	Y (mm)	C (mm)	D (mm)	E (mm)	(No. of Grid						
630A	QFP 32x32-184	35.80	32.20	0.40	1.80	34.00	29.25	0.65	74x74						
631A	SQFP 32x32-240	34.80	31.60	0.30	1.60	33.20	29.50	0.50	72x72						
632A	SQFP 32x32-248	34.80	31.60	0.30	1.60	33.20	30.50	0.50	72x72						
633A	SQFP 32x32-304	34.80	31.60	0.25	1.60	33.20	30.00	0.40	72x72						
634A	SQFP 32x32-312	34.80	31.60	0.25	1.60	33.20	30.80	0.40	72x72						
635A	SQFP 32x32-400	34.80	31.60	0.17	1.60	33.20	29.70	0.30	72x72						
636A	SQFP 32x32-408	34.80	35.60	0.17	1.60	33.20	30.30	0.30	72x72						
640A	SQFP 36x36-272	38.80	35.60	0.30	1.60	37.20	33.50	0.50	80x80						
641A	SQFP 36x36-280	38.80	35.60	0.30	1.60	37.20	34.50	0.50	80x80						
642A	SQFP 36x36-344	38.80	35.60	0.25	1.60	37.20	34.00	0.40	80x80						
643A	SQFP 36x36-352	38.80	35.60	0.25	1.60	37.20	34.80	0.40	80x80						
644A	SQFP 36x36-456	38.80	35.60	0.17	1.60	37.20	33.90	0.30	80x80						
645A	SQFP 36x36-464	38.80	35.60	0.17	1.60	37.20	34.50	0.30	80x80						
650A	QFP 40x40-232	43.80	40.20	0.40	1.80	42.00	37.05	0.65	90x90						
651A	SQFP 40x40-304	42.80	39.60	0.30	1.60	41.20	37.50	0.50	88x88						
652A	SQFP 40x40-312	42.80	39.60	0.30	1.60	41.20	38.50	0.50	88x88						
653A	SQFP 40x40-384	42.80	39.60	0.25	1.60	41.20	38.00	0.40	88x88						
654A	SQFP 40x40-392	42.80	39.60	0.25	1.60	41.20	38.80	0.40	88x88						
655A	SQFP 40x40-512	42.80	39.60	0.17	1.60	41.20	38.10	0.30	88x88						
656A	SQFP 40x40-520	42.80	39.60	0.17	1.60	41.20	38.70	0.30	88x88						
660A	SQFP 44x44-336	46.80	43.60	0.30	1.60	45.20	41.50	0.50	96x96						
661A	SQFP 44x44-344	46.80	43.60	0.30	1.60	45.20	42.50	0.50	96x96						
662A	SQFP 44x44-424	46.80	43.60	0.25	1.60	45.20	42.00	0.40	96x96						
663A	SQFP 44x44-432	46.80	43.60	0.25	1.60	45.20	42.80	0.40	96x96						
664A	SQFP 44x44-568	46.80	43.60	0.17	1.60	45.20	42.30	0.30	96x96						
665A	SQFP 44x44-576	46.80	43.60	0.17	1.60	45.20	42.90	0.30	96x96						

Figure 3d SQFP/QFP (square) land pattern dimensions

	Subject	Date
IPC-SM-782	SQFP/QFP (Square)	5/96
Section		Revision
11.2		A

## 6.0 TOLERANCE AND SOLDER JOINT ANALYSIS

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication ("F") and component placement equipment accuracy ("P") are assumed to be as given in the table. These numbers may be modified based on user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



Component	Toleran	ce														
Pitch (mm)	Assumption	is (mm)	Toe (mm)				Heel (mm)	)	Side (mm)							
Basic	F	Р	C <sub>L</sub> J <sub>T</sub> min J <sub>T</sub> max		Cs	J <sub>H</sub> min J <sub>H</sub> max		C <sub>w</sub>	J <sub>s</sub> min	J <sub>s</sub> max						
0.80	0.10	0.10	0.50	0.17	0.43	0.66	0.42	0.75	0.15	0.00	0.10					
0.65	0.10	0.10	0.50	0.17	0.43	0.66	0.42	0.75	0.16	-0.02	0.09					
0.50	0.10	0.10	0.50	0.29	0.50	0.69	0.29	0.65	0.20	-0.02	0.10					
0.40	0.10	0.10	0.50	0.29	0.50	0.69	0.29	0.65	0.17	-0.01	0.10					
0.30	0.10	0.10	0.50	0.29	0.50	0.69	0.29	0.65	0.10	-0.03	0.06					

Figure 4 Tolerance and solder joint analysis



IPC-SM-782

# Surface Mount Design and Land Pattern Standard

## 1.0 SCOPE

This subsection provides the component and land pattern dimensions for rectangular SQFP (Shrink Quad Flat Pack) and the QFP (metric plastic quad flat pack) components. Basic construction of the SQFP device is also covered. At the end of this subsection is a listing of the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

#### 2.0 APPLICABLE DOCUMENTS

See Section 11.0 for documents applicable to the subsections.

#### 2.1 Electronic Industries Association (EIA)

**JEDEC Publication 95** Registered and Standard Outlines for Solid State and Related Products, ''Metric Quad Flat Pack Family 3.2 mm Footprint,'' Outline MO-108, issue ''A,'' dated 10/90

Application for copies should be addressed to: Global Engineering Documents 1990 M Street N.W. Washington, DC

#### 2.2 Electronic Industries Association of Japan (EIAJ)

**EIAJ-ED-7404-1** General Rules for the Preparation of Outline Drawings of Integrated Circuits Fine Pitch Quad Flat Packages (dated January 26, 1989)



SQFP (Rectangular)

Date	Section
5/96	11.3
Revision	Subject
Α	SQFP/QFP (Rectangular)

#### 3.0 COMPONENT DESCRIPTIONS

Flatpacks are widely used in a variety of applications for commercial, industrial, or military electronics.

#### 3.1 Basic Construction See Figure 1.

The shrink quad flat pack has been developed for applications requiring low height and high density. The SQFP, along with the TSOP components, are frequently used in memory card applications. The square SQFP family comes in 13 standard sizes, each of which sizes can come in either a 0.5, 0.4, or 0.3 mm pitch. There are therefore 39 configurations for square SQFPs.

Two different pin counts are allowed for each package and the component will still meet the standard (e.g., a 5x5 package with a 0.3 mm pitch can have either 56 or 48 pins, and still meet EIAJ-7404-1).

QFPs are also square and come in larger pitches. Wherever applicable, the body sizes of the components identified in Figures 2 and 3 show the relationships and pin numbers for SQFPs and QFPs that have the same body size.

**3.1.1 Termination Materials** Leads must be soldercoated with a tin/lead alloy. The solder should contain between 58 to 68% tin. Solder may be applied to the leads by hot dipping or by plating from solution. Plated solder terminations should be subjected to post-plating reflow operation to fuse the solder. The tin/lead finish should be at least 0.0075 mm [0.0003 in] thick.

**3.1.2 Marking** All parts shall be marked with a part number and an index area. The index area shall identify the location of pin 1.

**3.1.3 Carrier Package Format** The carrier package format for flat packs may be tube format; but, in most instances, flat packs are delivered in a carrier tray.

**3.1.4 Process Considerations** SQFPs and QFPs are usually processed using standard solder reflow processes. Parts should be capable of withstanding ten cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C.

	Subject	Date
IPC-SM-782	SQFP/QFP (Rectangular)	5/96
Section		Revision
11.3		А

**4.0 Component Dimensions** In this subsection, Figures 2a-2b provide the component dimensions for SOJ components. (Also see page 4.)



	Component	L1 (	mm)	S1 (	mm)	L2 (	mm)	S2 (	mm)	W (	mm)	T (r	nm)	P (mm)	H (mm)	A (mm)	B (mm)	Pin count,	Pin count,
	Identifier	min	max	min	max	min	max	min	max	min	max	min	max	basic	max	ref	ref	side	side
	SQFP 5X7-32	6.80	7.20	5.20	5.89	8.80	9.20	7.20	7.89	0.10	0.30	0.40	0.80	0.50	1.70	5.00	7.00	6	10
	SQFP 5X7-40	6.80	7.20	5.20	5.89	8.80	9.20	7.20	7.89	0.10	0.30	0.40	0.80	0.50	1.70	5.00	7.00	8	12
	SQFP 5X7-44	6.80	7.20	5.20	5.89	8.80	9.20	7.20	7.89	0.05	0.22	0.40	0.80	0.40	1.70	5.00	7.00	8	14
	SQFP 5X7-52	6.80	7.20	5.20	5.89	8.80	9.20	7.20	7.89	0.05	0.22	0.40	0.80	0.40	1.70	5.00	7.00	10	16
	SQFP 5X7-60	6.80	7.20	5.20	5.89	8.80	9.20	7.20	7.89	0.05	0.15	0.40	0.80	0.30	1.70	5.00	7.00	12	18
	SQFP 5X7-68	6.80	7.20	5.20	5.89	8.80	9.20	7.20	7.89	0.05	0.15	0.40	0.80	0.30	1.70	7.00	10.00	14	20
	SQFP 7X10-52	8.80	9.20	7.20	7.89	11.80	12.20	10.20	10.89	0.10	0.30	0.40	0.80	0.50	2.20	7.00	10.00	10	16
	SQFP 7X10-60	8.80	9.20	7.20	7.89	11.80	12.20	10.20	10.89	0.10	0.30	0.40	0.80	0.50	2.20	7.00	10.00	12	18
	SQFP 7X10-68	8.80	9.20	7.20	7.89	11.80	12.20	10.20	10.89	0.05	0.22	0.40	0.80	0.40	2.20	7.00	10.00	14	20
	SQFP 7X10-76	8.80	9.20	7.20	7.89	11.80	12.20	10.20	10.89	0.05	0.22	0.40	0.80	0.40	2.20	7.00	10.00	16	22
	SQFP 7X10-92	8.80	9.20	7.20	7.89	11.80	12.20	10.20	10.89	0.05	0.15	0.40	0.80	0.30	2.20	7.00	10.00	18	28
;	SQFP 7X10-100	8.80	9.20	7.20	7.89	11.80	12.20	10.20	10.89	0.05	0.15	0.40	0.80	0.30	2.20	7.00	10.00	20	30
;	SQFP 10X14-80	11.80	12.20	10.20	10.89	15.80	16.20	14.20	14.89	0.10	0.30	0.40	0.80	0.50	2.20	10.00	14.00	16	24
;	SQFP 10X14-88	11.80	12.20	10.20	10.89	15.80	16.20	14.20	14.89	0.10	0.30	0.40	0.80	0.50	2.20	10.00	14.00	18	26
S	QFP 10X14-100	11.80	12.20	10.20	10.89	15.80	16.20	14.20	14.89	0.05	0.22	0.40	0.80	0.40	2.20	10.00	14.00	20	30
S	QFP 10X14-108	11.80	12.20	10.20	10.89	15.80	16.20	14.20	14.89	0.05	0.22	0.40	0.80	0.40	2.20	10.00	14.00	22	32
S	QFP 10X14-140	11.80	12.20	10.20	10.89	15.80	16.20	14.20	14.89	0.05	0.15	0.40	0.80	0.30	2.20	10.00	14.00	28	42
S	QFP 10X14-148	11.80	12.20	10.20	10.89	15.80	16.20	14.20	14.89	0.05	0.15	0.40	0.80	0.30	2.20	10.00	14.00	30	44

Figure 2a SQFP (Rectangular) component dimensions

	Subject	Date
IPC-SM-782	SQFP/QFP (Rectangular)	5/96
Section		Revision
11.3		Α

#### 5.0 LAND PATTERN DIMENSIONS

Figure 3 provides the land pattern dimensions for SQFP (Rectangular) components. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 6.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



Figure 3a SQFP (Rectangular) land pattern dimensions

	Subject	Date
IPC-SM-782	SQFP/QFP (Rectangular)	5/96
Section		Revision
11.3		А



IPC-782-11-3-2b

~10°

Т

	L (r	nm)	S1 (	mm)	L2 (	mm)	S2 (	mm)	W (I	mm)	T (r	nm)	P (mm)	H (mm)	A (mm)	B (mm)	Pin Count,	Pin Count,
Component Identifier	min	max	min	max	min	max	min	max	min	max	min	max	basic	max	ref	ref	Side	Side
QFP-14x20-80	16.95	17.45	14.85	15.55	22.95	23.45	20.85	21.55	0.30	0.45	0.70	1.05	0.80	2.45	14.00	20.00	16	24
QFP-14x20-100	16.95	17.45	14.85	15.55	22.95	23.45	20.85	21.55	0.22	0.38	0.70	1.05	0.65	2.45	14.00	20.00	20	30
SQFP-14x20-120	15.80	16.20	14.20	14.89	21.80	22.20	20.20	20.89	0.10	0.30	0.40	0.80	0.50	2.20	14.00	20.00	24	36
SQFP-14x20-128	15.80	16.20	14.20	14.89	21.80	22.20	20.20	20.89	0.10	0.30	0.40	0.80	0.50	2.20	14.00	20.00	26	38
SQFP-14x20-152	15.80	16.20	14.20	14.89	21.80	22.20	20.20	20.89	0.05	0.22	0.40	0.80	0.40	2.20	14.00	20.00	30	46
SQFP-14x20-160	15.80	16.20	14.20	14.89	21.80	22.20	20.20	20.89	0.05	0.22	0.40	0.80	0.40	2.20	14.00	20.00	32	48
SQFP-14x20-208	15.80	16.20	14.20	14.89	21.80	22.20	20.20	20.89	0.05	0.15	0.40	0.80	0.30	2.20	14.00	20.00	42	62
SQFP-14x20-216	15.80	16.20	14.20	14.89	21.80	22.20	20.20	20.89	0.05	0.15	0.40	0.80	0.30	2.20	14.00	20.00	44	64
SQFP-20x28-176	21.80	22.20	20.20	20.89	29.80	30.20	28.20	28.89	0.10	0.30	0.40	0.80	0.50	3.75	20.00	28.00	36	52
SQFP-20x28-184	21.80	22.20	20.20	20.89	29.80	30.20	28.20	28.89	0.10	0.30	0.40	0.80	0.50	3.75	20.00	28.00	38	54
SQFP-20x28-224	21.80	22.20	20.20	20.89	29.80	30.20	28.20	28.89	0.05	0.22	0.40	0.80	0.40	3.75	20.00	28.00	46	66
SQFP-20x28-232	21.80	22.20	20.20	20.89	29.80	30.20	28.20	28.89	0.05	0.22	0.40	0.80	0.40	3.75	20.00	28.00	48	68
SQFP-20x28-300	21.80	22.20	20.20	20.89	29.80	30.20	28.20	28.89	0.05	0.15	0.40	0.80	0.30	3.75	20.00	28.00	62	88
SQFP-20x28-308	21.80	22.20	20.20	20.89	29.80	30.20	28.20	28.89	0.05	0.15	0.40	0.80	0.30	3.75	20.00	28.00	64	90
SQFP-28x40-256	29.80	30.20	28.20	28.89	41.80	42.20	40.20	40.89	0.10	0.30	0.40	0.80	0.50	4.20	28.00	28.00	52	76
SQFP-28x40-264	29.80	30.20	28.20	28.89	41.80	42.20	40.20	40.89	0.10	0.30	0.40	0.80	0.50	4.20	28.00	40.00	54	78
SQFP-28x40-324	29.80	30.20	28.20	28.89	41.80	42.20	40.20	40.89	0.05	0.22	0.40	0.80	0.40	4.20	28.00	40.00	66	96
SQFP-28x40-332	29.80	30.20	28.20	28.89	41.80	42.20	40.20	40.89	0.05	0.22	0.40	0.80	0.40	4.20	28.00	40.00	68	98
SQFP-28x40-432	29.80	30.20	28.20	28.89	41.80	42.20	40.20	40.89	0.05	0.15	0.40	0.80	0.30	4.20	28.00	40.00	88	128
SQFP-28x40-440	29.80	30.20	28.20	28.89	41.80	42.20	40.20	40.89	0.05	0.15	0.40	0.80	0.30	4.20	28.00	40.00	90	130

Figure 2b SQFP/QFP (Rectangular) component dimensions

	Subject	Date
IPC-SM-782	SQFP/QFP (Rectangular)	5/96
Section		Revision
11.3		Α



IPC-782-11-3-3b

ыр		74	C1	70	63		Y (mm)	C1 (mm)	D1 (mm)	C2 (mm)	D2 (mm)	E (mm)	Placement Grid
No.	Component Identifier	(mm)	(mm)	(mm)	(mm)	X (mm)	ref	ref	ref	ref	ref	ref	Elements)
710A	QFP 14X20-80	18.00	14.40	24.00	20.40	0.50	1.80	16.20	12.00	22.20	18.40	0.80	38x50
711A	QFP 14X20-100	18.00	14.40	24.00	20.40	0.40	1.80	16.20	12.35	22.20	18.85	0.65	38x50
712A	SQFP 14X20-120	16.80	13.60	22.80	19.60	0.30	1.60	15.20	11.50	21.20	17.50	0.50	36x48
713A	SQFP 14X20-128	16.80	13.60	22.80	19.60	0.30	1.60	15.20	12.50	21.20	18.50	0.50	36x48
714A	SQFP 14X20-152	16.80	13.60	22.80	19.60	0.25	1.60	15.20	11.60	21.20	18.00	0.40	36x48
715A	SQFP 14X20-160	16.80	13.60	22.80	19.60	0.25	1.60	15.20	12.40	21.20	18.80	0.40	36x48
716A	SQFP 14X20-208	16.80	13.60	22.80	19.60	0.17	1.60	15.20	12.30	21.20	18.30	0.30	36x48
717A	SQFP 14X20-216	16.80	13.60	22.80	19.60	0.17	1.60	15.20	12.90	21.20	18.90	0.30	36x48
720A	SQFP 20X28-176	22.80	19.60	30.80	27.60	0.30	1.60	21.20	17.50	29.20	25.50	0.50	48x66
721A	SQFP 20X28-184	22.80	19.60	30.80	27.60	0.30	1.60	21.20	18.50	29.20	26.50	0.50	48x66
722A	SQFP 20X28-224	22.80	19.60	30.80	27.60	0.25	1.60	21.20	18.00	29.20	26.00	0.40	48x66
723A	SQFP 20X28-232	22.80	19.60	30.80	27.60	0.25	1.60	21.20	18.80	29.20	26.80	0.40	48x66
724A	SQFP 20X28-300	22.80	19.60	30.80	27.60	0.17	1.60	21.20	18.30	29.20	26.10	0.30	48x66
725A	SQFP 20X28-308	22.80	19.60	30.80	27.60	0.17	1.60	21.20	18.90	29.20	26.70	0.30	48x66
730A	SQFP 28X40-256	30.80	27.60	42.80	39.60	0.30	1.60	29.20	25.50	41.20	37.50	0.50	66x88
731A	SQFP 28X40-264	30.80	27.60	42.80	39.60	0.30	1.60	29.20	26.50	41.20	38.50	0.50	66x88
732A	SQFP 28X40-324	30.80	27.60	42.80	39.60	0.25	1.60	29.20	26.00	41.20	38.00	0.40	66x88
733A	SQFP 28X40-332	30.80	27.60	42.80	39.60	0.25	1.60	29.20	26.80	41.20	38.80	0.40	66x88
734A	SQFP 28X40-432	30.80	27.60	42.80	39.60	0.17	1.60	29.20	26.10	41.20	38.10	0.30	66x88
735A	SQFP 28X40-440	30.80	27.60	42.80	39.60	0.17	1.60	29.20	26.70	41.20	38.70	0.30	66x88

Figure 3b SQFP/QFP (Rectangular) land pattern dimensions

	Subject	Date
IPC-SM-782	SQFP/QFP (Rectangular)	5/96
Section		Revision
11.3		Α

#### 6.0 TOLERANCE AND SOLDER JOINT ANALYSIS

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication ("F") and component placement equipment accuracy ("P") are assumed to be as given in the table. These numbers may be modified based on

user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



Figure 4 Tolerance and solder joint analysis



IPC-SM-782

## Surface Mount Design and Land Pattern Standard

## 1.0 SCOPE

This subsection provides the component and land pattern dimensions for ceramic quad flat pack (CQFP) components. Basic construction of the CQFP device is also covered. At the end of this subsection is a listing of the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

#### 2.0 APPLICABLE DOCUMENTS

**JEDEC Publication 95** Registered and Standard Outlines for Solid JEDEC Publication 95 State and Related Products, Outline MS 044

#### 3.0 COMPONENT DESCRIPTIONS

**3.1 Basic Construction** See Figure 1. Leaded ceramic chip carriers are typically supplied with an open cavity for chip placement. Ceramic or metal lids are soldered, epoxied, or attached with glass frit around the cavity to provide a hermetic seal.

An exception to this construction is the JEDEC standard MS044, which has the chip bonded to a lead frame, which is then sealed between two ceramic bodies with glass frit, similar to CERDIP fabrication. The ceramic packages are available



**CQFP** construction

Date	Section
5/96	11.4
Revision	Subject
А	CQFP

in 28- through 196-lead configurations, with 1.27, 0.80, and 0.64 mm center spacing.

Pre-leaded ceramic chip carriers typically have copper alloy or Kovar leads that are attached by the manufacturer. Leads are typically bonded to metallization on the top surface of the chip carrier. However, leads can be attached to the package castellations as well. Brazing or thermocompression bonding is usually the attachment means.

Pre-leaded packages using lead-frame construction are also available. These chip carriers have ceramic bodies with two opposing halves which mate above and below a lead frame to which the chip has been previously bonded. The seal is preformed with glass frit.

Leads can be formed to different shapes, such as ''J,'' ''L,'' or ''C'' configurations. Leads bent in the ''L'' configuration are known as ''gullwings.''

Pre-leaded chip carriers may be supplied with leads straight and attached to a common strip. The user must detach the common strip and form the leads to the desired configuration. This is done to minimize lead bending during shipping and handling. Leads may be supplied pre-tinned or with gold plating, as is often done for packages intended for a high reliability user.

**3.1.1 Termination Materials** Leads must be soldercoated with a tin/lead alloy. The solder should contain between 58 to 68% tin. Solder may be applied to the leads by hot dipping or by plating from solution. Plated solder terminations should be subjected to post-plating reflow operation to fuse the solder. The tin/lead finish should be at least 0.0075 mm [0.0003 in] thick.

**3.1.2 Marking** All parts shall be marked with a part number and "Pin 1" location. Pin 1 location may be molded into the plastic body.

**3.1.3 Carrier Package Format** Tube carriers are preferred for best handling.

**3.1.4 Process Considerations** CQFPs are usually processed using standard solder reflow processes. Parts should be capable of withstanding ten cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C.

	Subject	Date
IPC-SM-782	CQFP	5/96
Section		Revision
11.4		A

## 4.0 COMPONENT DIMENSIONS

Figure 2 provides the component dimensions for CQFP components.



The industry standard for the ceramic quad flat pack device family is not well defined. The above details represent several configurations considered common but other sizes are available

													IPC-7	82-11-4-2
Component	L (r	nm)	S (r	nm)	W (I	mm)	T (r	nm)	A (r	nm)	В (г	nm)	H (mm)	P (mm)
Identifier	min	max	min	max	min	max	min	max	min	max	min	max	max	basic
CQFP-28	14.40	14.80	11.86	12.39	0.32	0.48	1.02	1.27	9.05	10.05	9.05	10.05	2.30	1.270
CQFP-36	17.15	17.39	14.61	15.04	0.20	0.33	1.02	1.27	11.69	12.70	11.69	12.70	4.92	1.270
CQFP-44	19.69	19.93	17.15	17.58	0.20	0.33	1.02	1.27	14.23	15.24	14.23	15.24	4.92	1.270
CQFP-52	22.23	22.47	19.69	20.12	0.20	0.33	1.02	1.27	16.77	17.78	16.77	17.78	4.92	1.270
CQFP-68	27.31	27.55	24.77	25.20	0.20	0.33	1.02	1.27	21.85	22.86	21.85	22.86	4.92	1.270
CQFP-84	32.39	32.63	29.85	30.28	0.20	0.33	1.02	1.27	26.93	27.94	26.93	27.94	4.92	1.270
CQFP-100	37.47	37.71	34.93	35.36	0.20	0.33	1.02	1.27	32.01	33.02	32.01	33.02	4.92	1.270
CQFP-120	30.95	31.45	28.75	29.50	0.30	0.46	0.70	1.10	26.80	27.30	26.80	27.30	4.06	0.800
CQFP-128	30.95	31.45	28.75	29.50	0.30	0.46	0.70	1.10	26.80	27.30	26.80	27.30	4.06	0.800
CQFP-132	27.28	27.58	25.08	25.72	0.15	0.38	0.70	1.10	23.75	24.38	23.75	24.38	3.55	0.635
CQFP-144	30.95	31.45	28.75	29.50	0.30	0.46	0.70	1.10	26.80	27.30	26.80	27.30	4.06	0.800
CQFP-148	33.50	34.00	30.96	31.57	0.12	0.25	1.02	1.27	28.21	28.71	28.21	28.71	3.10	0.635
CQFP-160	30.95	31.45	28.75	29.50	0.30	0.46	0.70	1.10	26.80	27.30	26.80	27.30	4.06	0.800
CQFP-164	33.50	34.00	30.96	31.57	0.12	0.25	1.02	1.27	28.80	29.30	28.80	29.30	3.35	0.635
CQFP-196	35.75	36.25	33.21	33.82	0.12	0.25	1.02	1.27	33.80	34.30	33.80	34.30	3.45	0.635

Figure 2 CQFP component dimensions

	Subject	Date
IPC-SM-782	CQFP	5/96
Section		Revision
11.4		Α

## 5.0 LAND PATTERN DIMENSIONS

Figure 3 provides the land pattern dimensions for CQFP components. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 4.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



	Component				Y (mm)	C (mm)	D (mm)	E (mm)	Placement Grid
RLP No.	Identifier	Z (mm)	G (mm)	X (mm)	ref	ref	ref	ref	Elements)
750A	CQFP-28	15.80	10.60	0.65	2.60	13.20	7.62	1.27	34x34
751A	CQFP-36	18.60	13.80	0.65	2.40	16.20	10.16	1.27	40x40
752A	CQFP-44	21.00	16.20	0.65	2.40	18.60	12.70	1.27	44x44
753A	CQFP-52	23.60	18.80	0.65	2.40	21.20	15.24	1.27	50x50
754A	CQFP-68	28.60	23.80	0.65	2.40	26.20	20.32	1.27	62x62
755A	CQFP-84	33.80	29.00	0.65	2.40	31.40	25.40	1.27	70x70
756A	CQFP-100	38.80	34.00	0.65	2.40	36.40	30.48	1.27	80x80
757A	CQFP-120	32.40	28.00	0.50	2.20	30.20	23.20	0.80	68x68
758A	CQFP-128	32.40	28.00	0.50	2.20	30.20	24.80	0.80	68x68
759A	CQFP-132	28.60	24.20	0.40	2.20	26.40	20.32	0.64	60x60
760A	CQFP-144	32.40	28.00	0.50	2.20	30.20	24.80	0.80	68x68
761A	CQFP-148	35.20	30.00	0.35	2.60	32.60	22.86	0.64	72x72
762A	CQFP-160	32.40	28.00	0.50	2.20	30.20	24.80	0.80	68x68
763A	CQFP-164	35.20	30.00	0.35	2.60	32.60	25.40	0.64	72x72
764A	CQFP-196	37.20	32.00	0.35	2.60	34.60	30.48	0.64	76x76

Figure 3 CQFP land pattern dimensions

	Subject	Date
IPC-SM-782	CQFP	5/96
Section		Revision
11.4		Α

#### 6.0 TOLERANCE AND SOLDER JOINT ANALYSIS

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication ("F") and component placement equipment accuracy ("P") are assumed to be as given in the table. These numbers may be modified based on

user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



Figure 4 Tolerance and solder joint analysis



IPC-SM-782

# Surface Mount Design and Land Pattern Standard

## **1.0 INTRODUCTION**

This section covers land patterns for components with J leads on four sides. Each subsection contains information in accordance with the following format:

- 1.0 Scope
- 2.0 Applicable Documents
- 3.0 General Component Description (Figure 1)
- 4.0 Component Dimensions (Figure 2)
- 5.0 Land Pattern Dimensions (Figure 3)
- 6.0 Tolerance and Solder Joint Analysis (Figure 4)

The following is the table of contents for this section:

## 2.0 APPLICABLE DOCUMENTS

The following documents, of the issue in effect on the revision date of this section, form a part of this specification to the extent specified herein.

## 2.1 Electronic Industries Association (EIA)<sup>1</sup>

**EIA-481-A** Taping of Surface Mount Components for Automatic Placement

**EIA-481-3** 32 mm, 44 mm, and 56 mm Embossed Carrier Taping of Surface Mount Components for Automated Handling

JEDEC Publication 95 Registered and Standard Outlines for Solid State and Related Products

## 2.2 International Electrotechnical Commission (IEC)<sup>2</sup>

IEC 97 Grid Elements

## 3.0 General Information

**3.1 General Component Description** Leaded Chip Carriers are either ceramic or plastic packages with terminations which extend beyond the package outlines. These terminations typically space the body of the package from the packaging and interconnect structure for reasons of cleaning, inspecting, or accommodating differences in thermal expansion. The leads may be attached to the package body either before or after chip attachment.

In plastic leaded chip carriers, the primary packaging distinction concerns the point in which a chip is incorporated into the package. A pre-molded package is supplied as a leaded body with an open cavity for chip attachment. A post-molded body part typically has the chip attached to a lead frame with an insulating plastic body molded around the assembly. It is sup-

	Components with J Leads on Four Sides
Revision	Subject
8/93	12.0
Date	Section

plied from the manufacturer without apertures.

Leaded ceramic chip carriers may be similarly classified, but with a difference in category. The distinction concerns the point at which leads, if desired, are attached to the ceramic body. A pre-leaded ceramic chip carrier is supplied with copper or Kovar leads brazed to metallization integral with the ceramic package. Typically, the package is supplied with an open cavity for chip attach. A metal or ceramic lid is epoxied, soldered, or attached with glass frit to provide a hermetic seal around the chip. After these steps, the leaded assembly is attached to the printed board.

A post-leaded ceramic chip carrier typically has leads soldered to metallization on the ceramic package after chip attachment. These leads may take the form of edge clips or solder columns. Incorporation of leads into the assembly typically occurs immediately prior to board attachment.

High lead-end coplanarity in surface-mounted lead chip carriers is an important factor in reliable solder attachment to the printed board. Planarity may be measured from the lowest three leads of a leaded package. Coplanarity of 0.1 mm [0.004 in] maximum is recommended with 0.05 mm [0.002 in] preferred.

2. Application for copes should be addressed to IEC, 3 rue de Varembe, PO Box 131 - 1211 Geneva 20, Switzerland

Application for copies should be addressed to Global Engineering Documents, 1990 M St. N.W., Washington, DC 20036.

	Subject	Date
IPC-SM-782	Components with J Leads on Four Sides	8/93
Section		Revision
12.0		

Page Intentionally Left Blank



IPC-SM-782

# Surface Mount Design and Land Pattern Standard

## 1.0 SCOPE

This subsection provides the component and land pattern dimensions for plastic leaded chip carriers, square (PLCC components) with J leads on four sides. Basic construction of the PLCC device is also covered. At the end of this subsection is a listing of the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

#### 2.0 APPLICABLE DOCUMENTS

See Section 12.0 for documents applicable to the subsections.

#### 2.1 Electronic Industries Association (EIA)

**JEDEC Publication 95** Registered and Standard Outlines for Solid State and Related Products, ''Plastic Chip Carrier (PLCC) Family, 1.27 mm [0.050 in] Lead Spacing, Square,'' Outline MO-047, issue ''B,'' dated 11/88

Application for copies should be addressed to: Global Engineering Documents 1990 M Street N.W. Washington, DC

#### 3.0 COMPONENT DESCRIPTIONS

Plastic leaded chip carriers are employed where a hermetic seal is not required. Other constraints include limited temperature range (typically 0°C or 70°C) and nominal environmental protection. As with plastic DIPs, they have the advantage of low cost as compared to ceramic packages.



Figure 1 PLCC (Square)

Date	Section
5/96	12.1
Revision	Subject
Α	PLCC (Square)

**3.1.1 Pre-molded Plastic Chip Carriers** The pre-molded plastic chip carrier was designed to be connected to the P&I substrate by means of a socket. Spring pressure on both sides of the package is intended to constrain movement as well as allow for substrate warpage as high as 0.5%. Solder attach to the P&I substrate is also possible. The design is also intended to make use of silicone encapsulant technology for chip coverage and protection.

**3.1.2 Post-molded Plastic Chip Carriers** The postmolded plastic leaded chip carrier is composed of a composite metal/dielectric assembly that includes a conductor lead frame and a molded insulating body. Compared to the premolded package which has an aperture for mounting microelectronic components, the post-molded package comes complete with no apertures. In both types of plastic chip carriers, all necessary plating operations are performed by the package manufacturer to eliminate tinning or plating by the user.

The Joint Device Engineering Council (JEDEC) defines the Type A Leaded Chip Carrier as a plastic package with leads wrapped down and around the body on all four sides. This package can be either directly mounted to a printed wiring board or used with a socket. It is available with 28, 44, 52, 68, 84, 100, or 124 leads. This family is based on 1.27 mm [0.050 in] lead pitch. The original mechanical outline drawing of this package was defined based on a premolded package. However, actual construction is not specified and the package could be of post-molded construction.

Post-molded packages which have J-lead configuration and are JEDC standard MO-047, are available in 20-, 28-, 44-, 52-, 68-, 84-, 100- and 124-lead counts with the same spacing.

**3.1.3 Marking** All parts shall be marked with a part number and "Pin 1" location. "Pin 1" location may be molded into the plastic body.

**3.1.4 Carrier Package Format** Bulk rods, 24 mm tape/ 8–12 mm pitch is preferred for best handling. Tube carriers are also used.

**3.1.5 Resistance to Soldering** Parts should be capable of withstanding ten cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C. Parts must also be capable of withstanding a minimum of 10 seconds immersion in molten solder at 260°C.

	Subject	Date
IPC-SM-782	PLCC (Square)	5/96
Section		Revision
12.1		Α

## 4.0 COMPONENT DIMENSIONS

Figure 2 provides the component dimensions for PLCC (Square) components.



Page 2 of 4

PLCC-84

PLCC-100

PLCC-124

30.10

35.18

42.80

Figure 2 PLCC (Square)

30.35

35.43

43.05

26.10

31.18

38.80

26.85

31.93

39.55

0.33

0.33

0.33

0.53

0.53

0.53

1.50

1.50

1.50

2.00

2.00

2.00

29.21

34.29

41.91

29.41

34.49

42.11

29.21

34.29

41.91

29.41

34.49

42.11

28.19

33.27

40.89

5.08

5.08

5.08

1.27

1.27

1.27

	Subject	Date
IPC-SM-782	PLCC (Square)	5/96
Section		Revision
12.1		Α

## 5.0 LAND PATTERN DIMENSIONS

Figure 3 provides the land pattern dimensions for PLCC (Square) components. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 4.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



Figure 3 PLCC (Square) land pattern dimensions

	Subject	Date
IPC-SM-782	PLCC (Square)	5/96
Section		Revision
12.1		Α

#### 6.0 TOLERANCE AND SOLDER JOINT ANALYSIS

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication ("F") and component placement equipment accuracy ("P") are assumed to be asgiven in the table. These numbers may be modified based

on user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



Figure 4 Tolerance and solder joint analysis


# Surface Mount Design and Land Pattern Standard

# 1.0 SCOPE

This subsection provides the component and land pattern dimensions for plastic leaded chip carriers, rectangular (PLCC components) with J leads on four sides. Basic construction of the PLCC device is also covered. At the end of this subsection is a listing of the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

## 2.0 APPLICABLE DOCUMENTS

See Section 12.0 for documents applicable to the subsections.

#### 2.1 Electronic Industries Association (EIA)

**JEDEC Publication 95** Registered and Standard Outlines for Solid State and Related Products, ''Plastic Chip Carrier (PLCC) Family, 1.27 mm [0.050 in] Lead Spacing, Square,'' Outline MO-052, issue ''B,'' dated 8/85

Application for copies should be addressed to: Global Engineering Documents 1990 M Street N.W. Washington, DC

# 3.0 COMPONENT DESCRIPTIONS

Plastic leaded chip carriers are employed where a hermetic seal is not required. Other constraints include limited temperature range (typically 0°C or 70°C) and nominal environmental protection. As with plastic DIPs, they have the advantage of low cost as compared to ceramic packages.



Figure 1 PLCC (Rectangular) construction

Date	Section
5/96	12.2
Revision	Subject
Α	PLCC (Rectangular)

**3.1.1 Pre-molded Plastic Chip Carriers** The pre-molded plastic chip carrier was designed to be connected to the P&I substrate by means of a socket. Spring pressure on both sides of the package is intended to constrain movement as well as allow for substrate warpage as high as 0.5%. Solder attach to the P&I substrate is also possible. The design is also intended to mae use of silicone encapsulant technology for chip coverage and protection.

**3.1.2 Post-molded Plastic Chip Carriers** The postmolded plastic leaded chip carrier is composed of a composite metal/dielectric assembly that includes a conductor lead frame and a molded insulating body. Compared to the premolded package which has an aperture for mounting microelectronic components, the post-molded package comes complete with no apertures. In both types of plastic chip carriers, all necessary plating operations are performed by the package manufacturer to eliminate tinning or plating by the user.

The Joint Device Engineering Council (JEDEC) defines the Type A Leaded Chip Carrier as a plastic package with leads wrapped down and around the body on all four sides. This package can be either directly mounted to a printed wiring board or used with a socket. It is available with 28, 44, 52, 68, 84, 100, or 124 leads. This family is based on 1.27 mm [0.050 in] lead pitch. The original mechanical outline drawing of this package was defined based on a premolded package. However, actual construction is not specified and the package could be of post-molded construction.

Post-molded packages which have J-lead configuration and are JEDC standard MO-052, are available in 20-, 28-, 44-, 52-, 68-, 84-, 100- and 124-lead counts with the same spacing.

**3.1.3 Marking** All parts shall be marked with a part number and "Pin 1" location. "Pin 1" location may be molded into the plastic body.

**3.1.4 Carrier Package Format** Bulk rods, 24 mm tape/ 8–12 mm pitch is preferred for best handling. Tube carriers are also used.

**3.1.5 Resistance to Soldering** Parts should be capable of withstanding ten cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C. Parts must also be capable of withstanding a minimum of 10 seconds immersion in molten solder at 260°C.

	Subject	Date
IPC-SM-782	PLCC (Rectangular)	5/96
Section		Revision
12.2		Α

# 4.0 COMPONENT DIMENSIONS

Figure 2 provides the component dimensions for PLCC (Rectangular) components.



Figure 2 PLCC (Rectangular) component dimensions

	Subject	Date
IPC-SM-782	PLCC (Rectangular)	5/96
Section		Revision
12.2		Α

# 5.0 LAND PATTERN DIMENSIONS

Figure 3 provides the land pattern dimensions for PLCC (Rectangular) components. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 4. The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



PLCC (Rectangular) land pattern dimensions Figure 3

	Subject	Date
IPC-SM-782	PLCC (Rectangular)	5/96
Section		Revision
12.2		Α

# 6.0 TOLERANCE AND SOLDER JOINT ANALYSIS

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication (''F'') and component placement equipment accuracy (''P'') are assumed to be asgiven in the table. These numbers may be modified based

on user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



RIP	P (init) Hoor Faile 2 (init)														
No.	F	Р	C∟	J <sub>н₁</sub> min	J <sub>H1</sub> max	J <sub>H2</sub> min	J <sub>H2</sub> max	Cs	J <sub>⊤1</sub> min	J <sub>⊤1</sub> max	$J_{T2}$ min	J <sub>T2</sub> max	Cw	J <sub>s</sub> min	J <sub>s</sub> max
810A	0.10	0.10	0.25	0.53	0.67	0.45	0.60	0.75	-0.48	-0.10	-0.40	-0.02	0.20	0.01	0.14
811A	0.10	0.10	0.38	0.43	0.64	0.39	0.60	0.80	-0.44	-0.03	-0.40	0.01	0.20	0.01	0.14
812A	0.10	0.10	0.38	0.43	0.64	0.39	0.60	0.80	-0.44	-0.03	-0.40	0.01	0.20	0.01	0.14
813A	0.10	0.10	0.25	0.47	0.61	0.43	0.57	0.75	-0.42	-0.04	-0.38	0.00	0.20	0.01	0.14
814A	0.10	0.10	0.25	0.50	0.64	0.43	0.57	0.75	-0.45	-0.06	-0.38	0.00	0.20	0.01	0.14

Figure 4 Tolerance and solder joint analysis



# Surface Mount Design and Land Pattern Standard

# 1.0 SCOPE

This subsection provides the component and land pattern dimensions for leadless ceramic chip carriers (LCC components). Basic construction of the LCC device is also covered. At the end of this subsection is a listing of the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

#### 2.0 APPLICABLE DOCUMENTS

See Section 12.0 and the following for documents applicable to this subsection.

#### 2.1 Electronic Industries Association (EIA)

#### **JEDEC Publication 95**

Registered and Standard Outlines for Solid JEDEC Publication 95 State and Related Products, ''0.050 In. Center, Leadless Type A,'' Outline MS002, issue ''A,'' dated 9/29/80, and ''0.050 In. Center, Leadless Type C,'' Outline MS004, issue ''B,'' dated 5/90



Figure 1 LCC Construction

Date	Section
8/93	12.3
Revision	Subject
	LCC

#### 3.0 Component Descriptions

**3.1 Basic Construction** A leadless chip carrier is a ceramic package with integral surface-metallized terminations. Leadless Types A, B, and D chip carriers have a chamfered index corner that is larger than that of Type C. Another difference between the A, B, and D types and Type C is the feature in the other three corners. The types A, B, and D, were designed for socket applications and printed wiring interconnections. The Type C is primarily intended for direct attachment through reflow soldering. This application difference is the main reason for their mechanical differences. These packages mount in different orientations, depending on type, mounting structure and preferred thermal orientation.

Leadless Type A is intended for lid-down mounting in a socket, which places the primary heat-dissipating surface away from the mounting surface for more effective cooling in air-cooled systems.

Type C is a ceramic package similar to leadless Type B except for corner configuration. The 50 mil center family, which includes both leadless and leaded devices, is designed to mount on a common mounting pattern. They may be directly attached to the mounting structure, or can be plugged into sockets. One basic restriction is that there shall be no terminals in the corners of the package. There are a number of common sizes.

**3.1.1 Termination Materials** Leads must be soldercoated with a tin/lead alloy. The solder should contain between 58 to 68% tin. Solder may be applied to the leads by hot dipping or by plating from solution. Plated solder terminations should be subjected to post-plating reflow operation to fuse the solder. The tin/lead finish should be at least 0.0075 mm [0.0003 in.] thick.

**3.1.2 Marking** All parts shall be marked with a part number and "Pin 1" location. Pin 1 location may be molded into the plastic body.

**3.1.3 Carrier Package Format** Tube carriers are preferred for best handling.

**3.1.4 Process Considerations** LCCs are usually processed using standard solder reflow processes. Parts should be capable of withstanding ten cycles through a standard reflow system operating at 215°C. Each cycle shall consist of 60 seconds exposure at 215°C.

	Subject	Date
IPC-SM-782	LCC	8/93
Section		Revision
12.3		

# 4.0 COMPONENT DIMENSIONS

Figure 2 provides the component dimensions for LCC components.



Note: Component body Widths normally described as "A" & "B" on other components are equal to "L".

IPC-782-12-3-2

Component		L (r	nm)	S (r	nm)	W (I	mm)	T1 (	mm)	T2 (	mm)	H (mm)	P (mm)
Identifier	Туре	min	max	min	max	min	max	min	max	m in	max	max	basic
LCC-16	Туре С	7.42	7.82	4.64	5.16	0.56	1.04	1.15	1.39	1.96	2.36	2.54	1.27
LCC-20	Туре С	8.69	9.09	5.91	6.43	0.56	1.04	1.15	1.39	1.96	2.36	2.54	1.27
LCC-24	Туре С	10.04	10.41	7.26	7.76	0.56	1.04	1.15	1.39	1.96	2.36	2.54	1.27
LCC-28	Туре С	11.23	11.63	8.45	8.97	0.56	1.04	1.15	1.39	1.96	2.36	2.54	1.27
LCC-44	Туре С	16.26	16.76	13.48	14.08	0.56	1.04	1.15	1.39	1.96	2.36	3.04	1.27
LCC-52	Type C	18.78	19.32	16.00	16.64	0.56	1.04	1.15	1.39	1.96	2.36	3.04	1.27
LCC-68	Туре С	23.83	24.43	21.05	21.74	0.56	1.04	1.15	1.39	1.96	2.36	3.04	1.27
LCC-84	Type C	28.83	29.59	26.05	26.88	0.56	1.04	1.15	1.39	1.96	2.36	3.04	1.27
LCC-100	Туре А	34.02	34.56	31.24	31.88	0.56	1.04	1.15	1.39	1.96	2.36	4.06	1.27
LCC-124	Туре А	41.64	42.18	38.86	39.50	0.56	1.04	1.15	1.39	1.96	2.36	4.06	1.27
LCC-156	Type A	51.80	52.34	49.02	49.66	0.56	1.04	1.15	1.39	1.96	2.36	4.06	1.27

Figure 2 LCC component dimensions

	Subject	Date
IPC-SM-782	LCC	8/93
Section		Revision
12.3		

# 5.0 LAND PATTERN DIMENSIONS

Figure 3 provides the land pattern dimensions for LCC components. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 4.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



Figure 3 LCC land pattern dimensions

	Subject	Date
IPC-SM-782	LCC	8/93
Section		Revision
12.3		

#### 6.0 TOLERANCE AND SOLDER JOINT ANALYSIS

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication ("F") and component placement equipment accuracy ("P") are assumed to be as given in the table. These numbers may be modified based on

user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



Figure 4 Tolerance and solder joint analysis



# Surface Mount Design and Land Pattern Standard

# **1.0 INTRODUCTION**

This section covers land patterns for DIPs (Modified Dual-In-Line components). Each subsection contains information in accordance with the following format:

- 1.0 Scope
- 2.0 Applicable Documents
- 3.0 General Component Description (Figure 1)
- 4.0 Component Dimensions (Figure 2)
- 5.0 Land Pattern Dimensions (Figure 3)
- 6.0 Tolerance and Solder Joint Analysis (Figure 4)

The following is the table of contents for this section:

Table of Contents Modified Dual-In-Line Components				
Section	Component	Standard Source		
13.1	DIP	JEDEC Publication 95		

#### 2.0 APPLICABLE DOCUMENTS

The following documents, of the issue in effect on the revision date of this section, form a part of this specification to the extent specified herein.

#### 2.1 Electronic Industries Association (EIA)<sup>1</sup>

**EIA-481-A** Taping of Surface Mount Components for Automatic Placement

**EIA-481-2** 16 mm and 24 mm Embossed Carrier Taping of Surface Mount Components for Automated Handling

**EIA-481-3** 32 mm, 44 mm, and 56 mm Embossed Carrier Taping of Surface Mount Components for Automated Handling

**JEDEC Publication** Registered and Standard Outlines for Solid State and Related Products:

Outline	Issue	Title
MS-001	С	Standard Dual-In-Line Family, 0.300
		in. Row Spacing (Plastic)
MS-010	В	Standard Dual-In-Line Family, 0.400
		in. Row Spacing (Plastic)
MS-011	В	Standard Dual-In-Line Family, 0.600
		in. Row Spacing (Plastic)

# 2.2 International Electrotechnical Commission (IEC)<sup>2</sup>

IEC 97 Grid Elements

Date	Section
8/93	13.0
Revision	Subject
	DIPs

# 3.0 GENERAL INFORMATION

**3.1 General Component Description** A method of modifying DIPs for surface mounting is the "I" mounting technique. This involves simply cutting the DIP leads to a short length and placing the device on a pattern of lands to be soldered along with the other surface mounted devices.

- Application for copies should be addressed to Global Engineering Documents, 1990 M St. N.W., Washington, DC 20036.
- 2. Application for copes should be addressed to IEC, 3 rue de Varembe, PO Box 131 1211 Geneva 20, Switzerland

	Subject	Date
IPC-SM-782	DIPs	8/93
Section		Revision
13.0		

Page Intentionally Left Blank



# Surface Mount Design and Land Pattern Standard

# 1.0 SCOPE

This subsection provides the component and land pattern dimensions for DIPs (Modified Dual-In-Line components). Basic construction of the DIP device is also covered. At the end of this subsection is a listing of the tolerances and target solder joint dimensions used to arrive at the land pattern dimensions.

#### 2.0 APPLICABLE DOCUMENTS

See Section 13.0 for documents applicable to the subsections.

#### 3.0 COMPONENT DESCRIPTIONS

**3.1 Basic Construction** See Figure 1. Construction is usually made of plastic or ceramics.

**3.1.1 Termination Materials** Leads should be soldercoated with a tin/lead alloy. The solder should contain between 58 to 68% tin. Solder may be applied to the termination by hot dipping or by plating from solution. Plated solder terminations should be subjected to a post-plating reflow operation to fuse the solder. The tin/lead finish should be at least 0.00075 mm [0.0003 in] thick.

Date	Section
8/93	13.1
Revision	Subject
	DIP

Solder finish applied over precious-metal leads shall have a diffusion-barrier layer between the lead metallization and the solder finish. The barrier layer should be nickel or an equivalent diffusion barrier, and should be at least 0.00125 mm [0.00005 in] thick.

**3.1.2 Marking** Parts shall be marked with the part number and a date code. In addition, pin 1 shall be identified.

**3.1.3 Carrier Package Format** Carrier format may be tubes or as agreed to between user and vendor.

**3.1.4 Resistance to Soldering** The parts should be capable of withstanding ten cycles through a standard reflow system operating at 215°C. Each cycle shall consist of a minimum of 60 seconds exposure at 215°C.



Figure 1 DIP construction

	Subject	Date
IPC-SM-782	DIP	8/93
Section		Revision
13.1		

# 4.0 COMPONENT DIMENSIONS

Figure 2 provides the component dimensions for DIP components.



IPC-782-13-1-2

Component	L (r	nm)	S (r	nm)	W (I	mm)	T (r	nm)	A (r	nm)	В (г	nm)	H (mm)	P (mm)
Identifier	min	max	min	max	min	max	min	max	m in	max	min	max	max	basic
DIP 8	7.62	8.25	6.86	7.54	0.36	0.56	0.20	0.38	6.10	7.11	8.84	10.92	5.33	2.54
DIP 14	7.62	8.25	6.86	7.54	0.36	0.56	0.20	0.38	6.10	7.11	18.42	20.19	5.33	2.54
DIP 16	7.62	8.25	6.86	7.54	0.36	0.56	0.20	0.38	6.10	7.11	18.93	21.33	5.33	2.54
DIP 18	7.62	8.25	6.86	7.54	0.36	0.56	0.20	0.38	6.10	7.11	21.47	23.49	5.33	2.54
DIP 20	7.62	8.25	6.86	7.54	0.36	0.56	0.20	0.38	6.10	7.11	23.50	26.90	5.33	2.54
DIP 22L	9.91	10.79	9.15	10.07	0.36	0.56	0.20	0.38	8.39	9.65	26.67	28.44	5.33	2.54
DIP 24	7.62	8.25	6.86	7.54	0.36	0.56	0.20	0.38	6.10	7.11	28.60	32.30	5.33	2.54
DIP 24L	9.91	10.79	9.15	10.07	0.36	0.56	0.20	0.38	8.39	9.65	29.21	30.98	5.33	2.54
DIP 24X	15.24	15.87	14.48	15.16	0.36	0.56	0.20	0.38	12.32	14.73	29.30	32.70	6.35	2.54
DIP 28	7.62	8.25	6.86	7.54	0.36	0.56	0.20	0.38	6.10	7.11	34.20	36.20	5.33	2.54
DIP 28X	15.24	15.87	14.48	15.16	0.36	0.56	0.20	0.38	12.32	14.73	35.10	39.70	6.35	2.54
DIP 40X	15.24	15.87	14.48	15.16	0.36	0.56	0.20	0.38	12.32	14.73	50.30	53.20	6.35	2.54
DIP 48X	15.24	15.87	14.48	15.16	0.36	0.56	0.20	0.38	12.32	14.73	60.70	63.10	6.35	2.54

Figure 2 DIP component dimensions

	Subject	Date
IPC-SM-782	DIP	8/93
Section		Revision
13.1		

# 5.0 LAND PATTERN DIMENSIONS

Figure 3 provides the land pattern dimensions for DIP components. These numbers represent industry consensus on the best dimensions based on empirical knowledge of fabricated land patterns.

In the table, the dimensions shown are at maximum material condition (MMC). The least material condition (LMC) should not exceed the fabrication (F) allowance shown on page 4.

The LMC and the MMC provide the limits for each dimension.

The dotted line in Figure 3 shows the grid placement courtyard which is the area required to place land patterns and their respective components in adjacent proximity without interference or shorting. Numbers in the table represent the number of grid elements (each element is 0.5 by 0.5 mm) in accordance with the international grid detailed in IEC publication 97.



Figure 3 DIP land pattern dimensions

	Subject	Date
IPC-SM-782	DIP	8/93
Section		Revision
13.1		

#### 6.0 TOLERANCE AND SOLDER JOINT ANALYSIS

Figure 4 provides an analysis of tolerance assumptions and resultant solder joints based on the land pattern dimensions shown in Figure 3. Tolerances for the component dimensions, the land pattern dimensions (fabrication tolerances on the interconnecting substrate), and the component placement equipment accuracy are all taken into consideration.

Figure 4 provides the solder joint minimums for toe, heel, and side fillets, as discussed in Section 3.3. The tolerances are addressed in a statistical mode, and assume even distribution of the tolerances for component, fabrication, and placement accuracy.

Individual tolerances for fabrication ("F") and component placement equipment accuracy ("P") are assumed to be as given in the table. These numbers may be modified based on user equipment capability or fabrication criteria. Component tolerance ranges ( $C_L$ ,  $C_S$ , and  $C_W$ ) are derived by subtracting minimum from maximum dimensions given in Figure 2. The user may also modify these numbers, based on experience with their suppliers. Modification of tolerances may result in alternate land patterns (patterns with dimensions other than the IPC registered land pattern dimensions).

The dimensions for minimum solder fillets at the toe, heel, or side  $(J_T, J_H, J_S)$  have been determined based on industry empirical knowledge and reliability testing. Solder joint strength is greatly determined by solder volume. An observable solder fillet is necessary for evidence of proper wetting. Thus, the values in the table usually provide for a positive solder fillet. Nevertheless, the user may increase or decrease the minimum value based on process capability.



Figure 4 Tolerance and solder joint analysis